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Abstract
This thesis presents a modelling approach for the investigation of dc-network stability in
HVDC grids. It consists on dividing the system under analysis into subsystems such that
their individual impact on the stability of the overall system can be studied. This principle is
first applied to a point-to-point HVDC system and then to a multi-terminal HVDC system.
Preliminary studies in a point-to-point HVDC system show that, under specific conditions,
dc-network instabilities can occur. These are dependent on the dc-network resonance, the
power flow direction and the Voltage Source Converter (VSC) control parameters. To fur-
ther investigate these instabilities, the system is divided into the dc-network and the VSC
subsystems. The VSC-subsystem can be interpreted as a frequency-dependent admittance
whose conductance is positive or negative depending mainly on the power direction. The
main characteristic of the dc-network subsystem is its resonance. Thus, if the dc-network
resonance coincides with a negative conductance, there is a risk that the resonance becomes
amplified, or unstable. Moreover, it has been found that decreasing the VSC ac-system
strength and increasing the VSC control system delays turns the VSC conductance more
negative, consequently, increasing the risk of instability. The dc-network subsystem is also
studied, and it is found that high resonance peaks increase the risk of instability. A stabil-
ity criterion is proposed, based on limiting the magnitude of the VSC subsystem transfer
function to less than the inverse of the resonance peak around the resonance frequency.
The modelling approach is also applied to a multi-terminal HVDC system, where VSC
subsystems are defined together with a dc-network subsystem. The main characteristic
of the dc-network subsystem is that different resonances are localized in specific terminals.
For example, it has been found in a four-terminal HVDC system that one resonance can take
place in terminals 1 and 2, while another resonance, with a different frequency, can take
place in terminals 3 and 4. This means that, for the first resonance, the VSCs connected
to terminals 1 and 2 have the strongest impact on the system stability, and analogously
for the second resonance. Moreover, the resonance peak at each terminal determines the
level of influence of each VSC meaning that the VSC connected to the terminal with the
highest resonance peak will have the greatest impact on the system stability. On the other
hand, the VSC-subsystems are, in principle, similar as the ones defined for point-to-point
HVDC systems, i.e. they can be interpreted as admittances whose conductances can be
negative in certain conditions. Thus, instability occurs when resonances coincides with
negative conductances. Finally, simulations and tests in a real time digital simulator show
the validity of the theoretical findings of this thesis.
Index Terms: VSC, HVDC, Multi-terminal HVDC system, power dependent admittance,
dc-network stability, resonance, passivity.
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Chapter 1
Introduction
1.1 Background and motivation
Since the first Voltage Source Converter (VSC) based HVDC link, commissioned in 1997
[1] to interconnect the North and the South regions of Gotland, VSC technology has
improved tremendously in terms of power ratings, loss reduction, and harmonic perfor-
mance [2]. An example of that is the development of modular multilevel VSC topolo-
gies [3–5], which has allowed to decrease losses to levels comparable to thyristor-based
HVDC systems (around 1% [4]). From a power system operation perspective, VSCs have
advantageous controllability features compared to thyristor-based converters, such as in-
dependent control of active and reactive power [3]. It is also recognized that VSC-based
HVDC (VSC-HVDC) systems are suitable for the interconnection of weak ac grids [2, 6].
Moreover, VSCs allow power flow in both direction without the need of reversing the dc-
system voltage polarity [2] and can be operated without the need of communications [2].
All these attributes make VSCs convenient for more complex HVDC structures, such as the
multi-terminal HVDC (MTDC) systems proposed in [7–12]. Consequently, in recent years,
VSC-HVDC systems have been proposed as a solution for the integration of renewable en-
ergy sources located far away from the consumption centres [7, 13] and for the integration
of electricity markets distributed over large geographical areas [8, 9].
An HVDC project is justified when this option is the most economical for transmitting
power between two areas. Aside from its mission of transmitting power, VSC-HVDC sys-
tems are also able to contribute to the enhancement of the dynamic performance of existing
ac systems. Examples of works that show the use of VSC-HVDC systems for power oscil-
lation damping, and for ac voltage support are [14,15]. However, it is recognized that VSC
do not only bring advantages but also challenges. Good examples are reported in [16, 17]
where undesired interactions between VSCs and the connecting ac systems are studied.
Regarding the study of dc-network dynamics, only a few examples can be found in the
literature for point-to-point VSC-HVDC system. One good example is [18], which inves-
tigates dc-network stability in a point-to-point HVDC system through eigenvalue analysis.
In this work it is found that instability related to the dc-network resonance, operating points
and VSC control parameter can occur. On the other hand, a large number of studies can be
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found for more complex dc-network structures, such as dc microgrids and MTDC systems.
In order to get an idea of possible dynamic issues that can occur in dc-networks, and to give
a frame around the overall scope of the thesis, a brief literature review is presented next.
1.1.1 Dynamic issues in dc microgrids
Multi-converter power electronic systems, in the form of dc microgrids, has been a subject
of research for some years. In [19], for instance, definitions and applications of multi-
converter power electronics systems are presented. Suggestions for dc microgrids configu-
rations for automotive power systems, electric and hybrid vehicles, aircraft power systems,
and space power systems are presented as examples. As shown in Figure 1.1, typically, a
dc microgrid is composed of a number of converters connected to a common bus. Those
converters interface either power sources or loads or can be used to interconnect systems
of different voltage levels. From the dynamics point of view, challenges in multi-converter
systems, as stated in [19], ranges from system modelling, dynamic assessment and control.
Figure 1.1: Architecture of a series hybrid power electronic system for automotive applications [19].
Constant Power Loads (CPLs) have been recognized as the main source of instability in
dc microgrids [19–25]. As pointed out in [21], a CPL can be a DC/DC converter that
tightly regulates its output voltage with a resistive load connected to its output. In this
case, since the output voltage is maintained constant, the output current is constant as
well, therefore, seen from the dc bus, the dc/dc converter acts as a CPL. Although the
instantaneous impedance of a CPL is positive, the incremental impedance is negative. Thus,
if there is a decrease in voltage at the input dc bus, there will be an increase of current
drawn from the converter in order to maintain a constant power at the output bus. As an
example, stability of a buck converter supplying power to a CPL is investigated in [20]. In
the analysis, the maximum power that a CPL can consume is found to be related to the size
of the inductor and capacitor filters, and to the amount of resistive loads connected to the
converter. Another interesting work is [23] where load characteristics are investigated in dc
microgrids. The load dynamics is studied taking into consideration more details instead of
the sole simplification of a CPL. It is found that a load can have poles and zeros located in
the Right-Half of the s-plane (RHP) that impose limitations in the control system. A load
with unstable poles needs feedback to stabilize the system, while a non-minimum phase
load can cause instability if a feedback gain is high.
2
1.1. Background and motivation
Frequency domain analysis is usually applied to study stability in dc microgrids. For in-
stance, immittance analysis is proposed in [25] and [24]. The method consists, first, on
calculating the source impedance ZS and the load admittance YL (see Figure 1.2) as a func-
tion of frequency for all operating points. Then, according to Nyquist stability criterion, the
contour defined by ZSYL should not clockwise encircle the point −1. If Nyquist stability
criterion is not fulfilled, either ZS or YL must be modified.
Figure 1.2: Equivalent source and load of a dc microgrid [24].
Although there are significant differences compared with HVDC systems, such as power
and voltage ratings, there are similarities on the electrical configuration and control struc-
ture. The following aspects, where dc microgrids and HVDC system are comparable, are
summarized:
1. The studied dc microgrids are converters connected to a common dc bus, while the
converters in HVDC systems are interconnected through dc cables or OHL. However,
the filter configuration (composed of inductors and capacitors) of the dc microgrid’s
converter resembles the dc cables and OHL of HVDC systems;
2. In dc microgrids, CPLs are considered as the main source on instability. Further-
more, the converter control structure and the load characteristic can have destabi-
lizing forms such as poles and zeros in the RHP. In HVDC systems, if the control
system and the converter dynamics are considered, the load (inverter) or the source
(rectifier) connected to the dc grid (cable or OHL) can also have destabilizing forms
in the dc side;
3. Methods developed for the analysis of the dc microgrids, based on the averaging
techniques, eigenvalue analysis, and frequency domain analysis can be adapted to
HVDC systems.
1.1.2 DC network dynamics in multi-terminal VSC-HVDC
An MTDC system can be defined as an HVDC system where more than two VSCs are
interconnected through a common dc-network. In such a system the risk of undesired in-
teractions increases since a number of complex elements will be operating concurrently.
Thus, the increased interest in MTDC systems in recent years has also led to an increase of
research activities in the area of control intereaction and system stability. Examples of that
are works, such as [26–29], which deal with the study of the stability of MTDC systems
from a broad perspective. In these works, MTDC systems are modelled and the impact of
VSC controller parameters on the system stability is determined through eigenvalue analy-
sis. The risk of dc-side resonances is recognized in [11,12], where it is mentioned that low
3
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frequency dc-side resonances might introduce issues in complex HVDC structures such as
MTDC systems. Examples of more recent studies are [30–35], where the dynamic perfor-
mance of MTDC is investigated from various perspectives. For instance, [30] investigates
the stability of the Cigré dc-grid benchmark system, and oscillatory instabilities related to
the dc-bus voltage controllers are found. In addition, [31,32] proposes a method to quantify
the level of interaction among VSCs, and situations where poorly damped oscillations take
place are identified. Regarding frequency domain analysis, [33] applies impedance analy-
sis, and it is shown that, with a VSC connected to a weak ac system, instability in the form
of dc-side oscillations might occur. In, [34] frequency domain analysis has been applied
to design dc-bus voltage droop controller parameters considering the dc and ac-side dy-
namics. Resonance peaks (RPs) in the defined dc-bus voltage error transfer function have
been found and damping controllers have been designed. In [35], the impact of a series
inductor introduced by a dc breaker is studied and it is shown that large inductances can
introduce instability originated from dc-side resonances.
The following can be summarized with regards dc-network dynamics of MTDC systems:
1. There is a risk of instability originated from the dc side of the system. In some works
unstable cases are not identified, but poorly damped oscillations in the system’s dc-
side are reported instead. The results presented in the reviewed works indicated that
the instability is related to the dc-side resonance phenomenon, thus, the dc-network
configuration has a major impact on the system dynamic performance
2. Instability is also related to the design of the dc-bus voltage controller. It has been
seen in some studies that the size of the proportional gain of the some controllers,
such as the dc-bus voltage droop setting, also influences on the system dynamic per-
formance. Too low or too high gains can turn the system unstable;
3. Eigenvalue and frequency domain analysis have been applied to show theoretically
that poor dc-network dynamic performance might take place under certain scenarios.
However, to the best of the author’s knowledge, no studies with the aim of explaining
the mechanisms that leads to this poor performance, or even instability, has been
carried out.
The reviewed studies indicate that undesirable dynamic behavior originated in the dc-
network can take place in any type of dc system, especially when considering complex
structures. In HVDC systems, it can be argued that dc-side dynamic issues have not been
visible since, up to date, most of the existing installations are point-to-point HVDC links.
In such systems, the dc-side configuration, composed of cables or Overhead Transmission
Lines (OHL), is rather fixed. So, once a dc-side related problem is detected and counterac-
tions are taken, it will be very rare that it takes place again. However, this is not the case in
an MTDC system, where several elements are interconnected. In this type of systems, the
dc-network configuration is variable since transmission lines (TLs) might be out of service
due to maintenance or new TLs can be put into service. In such a case, even if a dc-side
related problem is solved for one configuration, it cannot be guaranteed that the imple-
mented solution works if the configuration changes. Moreover, TL transients, which are
usually neglected in ac system studies, have to be considered with regards to dc-network
dynamic analysis. This is due to the fact that the time response of a VSC is in the order
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of the TL time constants. Therefore, in this kind of studies, there is a need to investigate
the conditions in which dc-network related instabilities occur and to identify the causes of
the unstable cases so that mitigation measures can be more effectively proposed. Thus,
this thesis develops a conscientious analysis regarding dc-network stability, with particular
focus on dc-network resonances.
1.2 Purpose of the thesis and main contributions
The purpose of this thesis is to explain the mechanisms that lead to instabilities related to
dc-network resonances in HVDC systems. To the best author’s knowledge, the following
are the main contribution of this work:
1. From the dc-side stability point of view, the main factors that limit the power transfer
in a point-to-point VSC-HVDC system has been established through eigenvalue ana-
lysis. Along with this, a general procedure to obtain a state space model of a generic
VSC-HVDC system has been provided (Paper I);
2. A method based on defining subsystems in a point-to-point VSC-HVDC system has
been proposed to explain the mechanism that causes dc-network instabilities (Paper
VI). Moreover, expressions useful to explain dc-network instabilities in HVDC sys-
tems where VSCs are connected to infinitely strong and weak ac sources have been
derived (Paper II and III, respectively);
3. The definition of a dc-side power dependent admittance, used to demonstrate the
role of VSCs in the system stability has been proposed. Moreover a method to “mea-
sure” this dc-side power dependent admittance in Electromagnetic Transient (EMT)
models has been presented (Paper IV);
4. The impact of the dc-network configuration has been established. Moreover, the
role of dc-side Resonance Peaks (RPs) on the system stability have been explained.
A conservative stability condition that can be used as a design criterion has been
provided for point-to-point VSC-HVDC (Paper V and VII);
5. DC-network resonance related instabilities in MTDC systems are theoretically ex-
plained. Conservative stability conditions are provided (Paper VIII). The findings
are validated through tests in a Real Time Digital Simulator (RTDS) (Paper IX).
1.3 Structure of the thesis
This thesis “attempts” to be a summary of the work presented in the appended articles,
although details are not spared for the sake of self completeness. Chapter 1 provides the
introduction to the topic, where the background, the motivation, the purpose, and contri-
butions of the thesis are presented. In Chapter 2, a preliminary analysis of the dc-network
dynamics is performed for a point-to-point VSC-HVDC system and through eigenvalue
analysis. In Chapter 3, a modelling approach is presented, where the impact of the dc-
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network and the VSCs connected to it can be clearly appreciated. A VSC dc-side power
dependent admittance is defined and the impact of different factors on this admittance is
investigated. Chapter 4 presents an analysis carried out through Nyquist stability criterion
that shows the impact of the dc-side RPs. Moreover, the impact of different dc-network
topologies on the system stability is also investigated in this chapter. In Chapter 5, the
method is extended to MTDC systems and it clearly reveals the way how VSCs contribute
to instability. Chapter 6 presents verifications of the findings in Chapter 5 through tests
in RTDS. Finally, the thesis ends with conclusions and ideas for future work, presented in
Chapter 7.
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Chapter 2
Preliminary study in a point-to-point
VSC-HVDC system
In the previous chapter, investigations carried out by different authors show that instability
related to dc-network dynamics and operating conditions can take place in various type
of dc network. This is further investigated in this chapter, initially through time domain
simulations in a point-to-point HVDC system and then through eigenvalue analysis. The
impact of different factors are studied, such as: operating points, controller parameters and
electrical characteristics on the system’s ac and dc sides to which VSCs are connected.
This chapter is based on the work performed in [36] and in the appended papers I and VI.
2.1 System description
The symmetrical monopole point-to-point VSC-HVDC system, illustrated in Figure 2.1,
is studied in this chapter. In such a system, typically, the sending VSC is set to control
the voltage of its dc-bus while the receiving VSC is set to control the transmitted power.
Throughout this thesis, however, VSC1 controls its dc-bus voltage while VSC2 controls
active power, regardless of the power direction. The VSCs ratings as well as the system
bases are shown in Table 2.1. Moreover, the VSCs are interconnected through a dc cable
whose parameters are presented in Table 2.2.1
2.1.1 Electrical configuration
The i-th VSC station (VSCi)2 configuration assumed throughout this thesis is as depicted
in Figure 2.2. In the ac side, VSCi is composed of a phase reactor, a converter transformer
and a capacitor.3 Moreover, the ac system to which the VSC station is connected is rep-
1The dc cable parameters presented in Table 2.2 correspond to the lumped parameters Π-model of the
cable shown in Figure 4.4 for a frequency of 50 Hz.
2In this thesis, subindex “i” means that the variable or controller is related to the i-th VSC.
3A description of a typical VSC station with the functionality of each component can be found in [2,6,36].
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resented as a impedance. Likewise, in the dc side, VSCi has a capacitor. The VSC type
studied throughout this thesis is a two-level converter that generates an ac voltage through
a sinusoidal Pulse Width Modulation (PWM) method, as explained in [36]
Figure 2.1: Point-to-point VSC-HVDC system under study.
Figure 2.2: Electrical configuration of VSCi.
Table 2.1: VSCs ratings and system bases
Parameter Value
VSC rated power (Sbase) 600 MW
VSC rated ac-bus voltage (Uacbase) 300 kV
VSC rated dc-bus voltage (Edcbase) ±300 kV
AC impedance base (Zacbase) 150 Ω
AC inductance base (Lacbase) 0.477 H
DC impedance base (Zdcbase) 300 Ω
DC inductance base (Ldcbase) 0.954 H
DC capacitance base (Cdcbase) 10.61 µF
Nominal frequency (fbase) 50 Hz
The value of the different components are presented in Table 2.3. The following consid-
erations have been taken for the selection of the parameters: the transformer is considered
ideal, i.e. it has a zero short circuit impedance, with a transformation ratio of 300 kV/300
kV. Then, the transformer impedance is accounted in the inductance and resistance values
of the phase reactor. That is, considering a typical transformer reactance of 0.1 pu, plus
a typical VSC phase reactor reactance of 0.15 pu [37], the value of Lfi is 0.25 pu. The
resistance is assumed as 1 % of the reactance. The dc-side converter capacitor is selected
such that the charging time constant (defined in [36]) is 5 ms.1 The value of the ac side
1In [6] a charging time constant of 2 ms is while suggested while 30-40 ms is recommended in [4].
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Table 2.2: CL12 Cable Data (calculated for a cable such as the one in Figure 4.4 for 50 Hz)
Parameter Value
Cable cap. per length, c1,2 0.207 µF/km (0.0195 pu/km)
Cable ind. per length, l12 0.189 mH/km (1.975·10-4pu/km)
Cable res. per length, r12 0.038 Ω/km (1.253·10-4pu/km)
Table 2.3: VSCi component parameters
Parameter Value
Reactor inductance, Lfi 119.4 mH (0.25 pu)
Reactor resistance, Rfi 0.375 Ω (0.0025 pu)
Converter capacitor, Cvsci 33 µF (3.14 pu)
capacitor and the ac side system impedance are to be specified later in the thesis, since they
are varied to evaluate different conditions.
2.1.2 Control system
The control loops of VSCi are depicted in Figure 2.3. The core of the control system
is the Vector Current Controller (VCCi). In this controller, three-phase ac quantities are
transformed into two-component dc quantities, in the so-called rotating dq frame, with the
d axis aligned to the rotating voltage vector ugi.
1 In this way, active power can be con-
trolled independently from reactive power through the control of the phase reactor current
in the d axis, idfi, and in the q axis, i
q
fi, respectively. As illustrated in Figure 2.3, VCCi
is a Proportional-Integral (PI) controller with a voltage feedforward of udqgi and a current
cross-coupling compensation of idqfi . The angle of the voltage ugi, θgi, required for the dq
transformation, is estimated through the Phase-Locked Loop (PLLi) depicted in Figure 2.3.
PLLi is also a PI controller and it is based on [38,39]. A dc-bus Voltage Controller (DVCi),
depicted in Figure 2.3, is implemented for a VSC that controls its dc-bus voltage.2 The
DVCi is an outer loop and it consists of a PI controller whose output is the reference idreffi
that goes to the VCCi. Note also that voltages udgi and u
q
gi are pre-processed through a
Low-Pass Filter (LPFi).
In this thesis, active and reactive power controller loops are not implemented for the sake
of simplicity. Instead, active power and reactive power are directly controlled through the
references idreffi and i
qref
fi , respectively, as depicted in Figure 2.3. The controller parameters
are presented in Table 2.4. For VCCi the PI gains are selected as [40]
kpi = αiLfi and kii = αiRfi (2.1)
1Underlined variables without superscript denote two-component vectors in the so-called stationary αβ
frame. Underlined variables with a dq superscript denote two-component vectors in the dq frame. For
instance zdq = zd + jzq .
2A VSC that controls its dc-bus voltage is called in this thesis DVC-VSC or VSC in DVC mode. Likewise,
a VSC that controls active power is called PC-VSC or VSC in PC mode.
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Figure 2.3: VSC control loops.
where αi is the closed-loop bandwidth of VCCi, selected as 4 pu. The PI gains of PLLi are
selected as [40]
kpli = 2αpli and kili = α2pli (2.2)
where αpli is the closed-loop bandwidth of PLLi, selected as 0.1 pu. The PI gains of DVCi
are selected as [41]
kpei =
√
1.5ωniξiCvsci
Uacbase
Edcbase
and kiei =
√
1.5
2
ω2niCvsci
Uacbase
Edcbase
(2.3)
where ωni and ξi are the the closed-loop natural oscillation frequency and the damping
factor of DVCi.1 Observe that the DVCi gains kpei and kiei are varied in later tests.
Table 2.4: Controller parameters
Parameter Value [pu]
VCCi Prop. gain (kpi) 1.00
VCCi Int. gain (kii) 0.01
PLLi Prop. gain (kpli) 0.20
PLLi Int. gain (kili) 0.01
LPFi bandwidth (αfi) 4.00
Finally, the output of VCCi are transformed to three-phase voltage references and pulses
are generated through the PWM block as shown in Figure 2.3.
1Expressions for kpei and kiei have been derived assuming that the VSC is connected only to a capacitor
in its dc-side and the the inner VCC is much faster than the DVC.
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2.2 Preliminary study
The purpose of this section is to explore the impact of different operating points, controller
parameters, and dc-network topologies on the stability of a point-to-point VSC-HVDC
system through time domain simulations. The study is performed in the system described
in Section 2.1. Switching models of two-level converters are implemented for the VSCs.
The dc-cable is modelled as a lumped-parameter Π-section with the data presented in Table
2.2. The ac sources to which VSC1 and VSC2 are connected are assumed to be infinitely
strong (i.e. Lsi = 0 and Rsi = 0), thus, the unstable cases found are not related to the ac
system strength neither the PLL dynamics.
The impact of the operating point is evaluated through varying the power flow in both
directions. The impact of controller parameters is evaluated for two sets of values of the
DVC1 PI gains, kpe1 and kie1, and the impact of the dc-network configuration is evaluated
for different lengths of the dc cable. The studied cases are as follow:
Case 1.1 Ramp up of power from zero to 600 MW with the direction of the power from
VSC1 to VSC2, with kpe1 = 4.62 pu, kie1 = 0.31 pu and the cable length is 50 km;
Case 1.2 Ramp up of power from zero to 600 MW with the direction of the power from
VSC2 to VSC1, with kpe1 = 4.62 pu, kie1 = 0.31 pu and the cable length is 50 km;
Case 2.1 Repetition of Case 1.1 with increased gains kpe1 = 9.23 pu and kie1 = 1.23 pu;
Case 2.2 Repetition of Case 1.2 with increased gains kpe1 = 9.23 pu and kie1 = 1.23 pu;
Case 3.1 Repetition of Case 2.1 with a cable length of 100 km;
Case 3.2 Repetition of Case 2.2 with a cable length of 100 km.
The results are shown in Figures 2.4, 2.5, and 2.6 where the dc-bus voltage, e1, and the
active power, P1, are plotted for each case. Figure 2.4 shows Cases 1.1 and 1.2 where
the instant before reaching 600 MW (in both directions) is shown. It can be seen that the
system is able to reach the final setpoint without inconveniences. Figure 2.5 shows Cases
2.1 and 2.2, where kpe1 and kie1 have been increased. The figure shows that, in Case 2.1,
the system turns unstable when the power reaches almost 600 MW, with the direction of
the power from VSC1 to VSC2. However, when the power flows in the opposite direction,
the system reaches 600 MW without problems. Finally, the results from the Cases 3.1 and
3.2 are shown in Figure 2.6. It can be seen that the unstable case that occurs in Case 2.1
with increased DVC gains, does not occur in Case 3.1 when the dc cable is longer.
Figure 2.7 depicts a zoomed picture of voltage e1 between 2.20 s and 2.21 s. Oscillations
can be observed in the figure with a period of approximately 2.8 ms, which corresponds
to a frequency of around 357 Hz. Considering a lossless Π model for the dc cable, the
Resonance Frequency (RF) is given by
f0 =
1
2pi
√
L12
Ceq
2
(2.4)
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where L12 is the equivalent inductance of the cable, and Ceq = C1 +Cvsc1 is the equivalent
cable capacitance plus the VSC capacitor per pole. For a cable length of 50 km, L12 is 9.43
mH, and Ceq is 43.67 µF. With these values, the RF, f0, is around 350.7 Hz, which is very
close to the frequency found from Figure 2.7. This coincidence indicates that instability
might be related to the dc-network resonance and that it is triggered by the VSC through a
mechanism investigated in the upcoming sections.
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Figure 2.4: Simulation results of Case 1. (a) VSC1 dc-bus voltage and power for Case 1.1. (b)
VSC1 dc-bus voltage and power for Case 1.2
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Figure 2.5: Simulation results of Case 2. (a) VSC1 dc-bus voltage and power for Case 2.1. (b)
VSC1 dc-bus voltage and power for Case 2.2
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Figure 2.6: Simulation results of Case 1. (a) VSC1 dc-bus voltage and power for Case 3.1. (b)
VSC1 dc-bus voltage and power for Case 3.2
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Figure 2.7: Detailed e1 from Case 2.1. The oscillation period is 2.8 ms (RF of 357 Hz or 7.14 pu)
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2.3 Eigenvalue analysis of the VSC-HVDC system
The objective of this section is to theoretically confirm the findings obtained through the
simulations performed in Section 2.2. In order to perform the theoretical analysis, VSCi
is modelled in the ac side as a ideal controllable three-phase voltage source connected to
the ac system through the phase reactor, as depicted in Figure 2.8. In the dc side, VSCi
is modelled as a current source, where the magnitude of the current is such that the power
in the ac side and the dc side of the converter are equal (i.e. Pci = Pi). The VSC dc-side
Figure 2.8: Model of the i-th VSC system
capacitor is considered as part of the dc grid,1 then, it is not modelled as part of the VSC
system. From Figure 2.8, the expression that describes the current injected by the i-th VSC
to the i-th dc node, ii, is
ii =
Pi
ei
=
udcii
d
fi + u
q
cii
q
fi
ei
(2.5)
where ac-side voltages and currents are expressed in the VSC dq frame.2 The expressions
that describe the dynamics of the phase reactor current, idqfi , the voltage, u
dq
gi , and the ac
system current, idqsi , are
didfi
dt
= −Rfi
Lfi
idfi + ωgii
q
fi +
1
Lfi
udgi −
1
Lfi
udci (2.6a)
diqfi
dt
= −Rfi
Lfi
iqfi − ωgiidfi +
1
Lfi
uqgi −
1
Lfi
uqci (2.6b)
didsi
dt
= −Rsi
Lsi
idsi + ωgii
q
si +
1
Lsi
udsi −
1
Lsi
udgi (2.6c)
diqsi
dt
= −Rsi
Lsi
iqsi − ωgiidsi +
1
Lsi
uqsi −
1
Lsi
uqgi (2.6d)
dudgi
dt
= − 1
Cfi
idfi +
1
Cfi
idsi + ωgiu
q
gi (2.6e)
duqgi
dt
= − 1
Cfi
iqfi +
1
Cfi
iqsi − ωgiudgi. (2.6f)
where ωgi is the angular frequency estimated by the PLLi. It should be noted that usi is a
constant vector in a synchronous dq frame.3 This is due to the fact that the frequency of
1This is because the VSC dc-side capacitor also influence on the dc-network resonance characteristic.
2In the VSC dq frame, the angle estimated by the PLL is used to perform the transformations.
3Such synchronous dq frame rotates at a constant speed ω0. A superscript sdq indicates that the variable
is in the synchronous dq frame.
16
2.3. Eigenvalue analysis of the VSC-HVDC system
usi is constant. Then, from [36,42], the following is the relationship between variables in a
VSC dq frame and a synchronous dq frame
zdqi = z
sdq
i e
−j∆θgi (2.7)
where ∆θgi is the deviation of angle calculated by the PLLi from the synchronous angle.
Note that, initially, both, the PLLi’s and the synchronous’ angles are the same. In small
signal terms, (2.7) becomes
∆zdqi = ∆z
sdq
i − jzsdq0 ∆θgi (2.8)
Using (2.8), then udqsi = −jusdqi0 ∆θgi. Therefore, (2.6) can be linearized as
d∆idfi
dt
= −Rfi
Lfi
∆idfi + ωgi0∆i
q
fi + i
q
fi0∆ωgi +
1
Lfi
∆udgi −
1
Lfi
∆udci (2.9a)
d∆iqfi
dt
= −ωgi0∆idfi −
Rfi
Lfi
∆iqfi − idfi0∆ωgi +
1
Lfi
∆uqgi −
1
Lfi
∆uqci (2.9b)
d∆idsi
dt
= −Rsi
Lsi
∆idsi + ωgi0∆i
q
si + i
q
si0∆ωgi +
uqsi0
Lsi
∆θgi − 1
Lsi
∆udgi (2.9c)
d∆iqsi
dt
= −Rsi
Lsi
∆iqsi − ωgi0∆idsi − idsi0∆ωgi −
udsi0
Lsi
∆θgi − 1
Lsi
∆uqgi (2.9d)
d∆udgi
dt
= − 1
Cfi
∆idfi +
1
Cfi
∆idsi + u
q
gi0∆ωgi + ωgi0∆u
q
gi (2.9e)
d∆uqgi
dt
= − 1
Cfi
∆iqfi +
1
Cfi
∆iqsi − udgi0∆ωgi − ωgi0∆udgi (2.9f)
∆ii =
udci0
ei0
∆idfi +
uqci0
ei0
∆iqfi +
idfi0
ei0
∆udci +
iqfi0
ei0
∆uqci −
Pi0
e2i0
∆ei (2.9g)
Observe that (2.9) is a state space model of VSCi where the inputs are udci, u
q
ci, ∆ωgi and
∆θgi, and the output is ii.
Regarding the control system, in continuous time, LPFi shown in Figure 2.3 can be repre-
sented with the following linearized state space model
∆udgfili
dt
= −αfi∆udgfili + αfiudgi (2.10a)
∆uqgfili
dt
= −αfi∆uqgfili + αfiuqgi (2.10b)
where αfi is the closed-loop bandwidth of LPFi, and udgfili and u
q
gfili are the filtered voltages.
VCCi described earlier can be expressed as
dmdi
dt
= kii(i
dref
fi − idfi) (2.11a)
dmqi
dt
= kii(i
qref
fi − iqfi) (2.11b)
udrefci = u
d
gfili + ωgiLfii
q
fi − kpi(idreffi − idfi)−mdi (2.11c)
uqrefci = u
q
gfili − ωgiLfiidfi − kpi(iqreffi − iqfi)−mqi (2.11d)
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where mdi and m
q
i are states that account for the integral term of VCCi. Expression (2.11)
can be linearized as
d∆mdi
dt
= kii(∆i
dref
fi −∆idfi) (2.12a)
d∆mqi
dt
= kii(∆i
qref
fi −∆iqfi) (2.12b)
∆udrefci = ∆u
d
gfili + kpi∆i
d
fi + ωgi0Lfi∆i
q
fi + i
q
fi0Lfi∆ωgi −∆mdi − kpi∆idreffi (2.12c)
∆uqrefci = ∆u
q
gfili − ωgi0Lfi∆idfi + kpi∆iqfi − idfi0Lfi∆ωgi −∆mqi − kpi∆iqreffi . (2.12d)
If it is assumed that the VSC operates in its linear range and that the VSC is modeled as a
linear amplifier (i.e. VSC averaged model), the VCCi output, u
dqref
ci , and the VSC voltage,
udqci , are related by
∆udqci (t) = ∆u
dqref
ci (t− τi) . (2.13)
where τi represents control system delays. PLLi is expressed, in small signal terms, as
d∆nωi
dt
= kili∆u
q
gfili (2.14a)
d∆θgi
dt
= ∆nωi + kpli∆u
q
gfili. (2.14b)
where nωi accounts for the integral term of PLLi. Finally, DVCi expressed in small signal
terms is
d∆ni
dt
= kiei(∆e
ref
i −∆ei) (2.15a)
∆idreffi = kpei(∆e
ref
i −∆ei) + ∆ni (2.15b)
where ni is a state that accounts for the integral term of DVCi. In this case, a control
system state space model can be derived from (2.10), (2.12), (2.14) and (2.15), where the
inputs are idreffi and i
qref
fi for a PC-VSC, or e
ref
i and i
qref
fi for a DVC-VSC, and the outputs are
∆udrefci , ∆u
qref
ci , ∆ωgi and ∆θgi. Considering a Π-section model for the dc cable, as shown
in Figure 2.9 the dynamics of the voltages e1, e2 and the current i12 are described, in small
signal terms, by
d∆e1
dt
= − 1
Ceq
∆i12 +
1
Ceq
∆i1 (2.16a)
d∆e2
dt
=
1
Ceq
∆i12 +
1
Ceq
∆i2 (2.16b)
d∆i12
dt
= −R12
L12
∆i12 +
1
L12
∆e1 − 1
L12
∆e2 (2.16c)
with Ceq = C1 +Cvsc1. System (2.16) represents the state space model of the dc grid where
the inputs are the currents ∆i1 and ∆i2 and the outputs are ∆e1 and ∆e2. Using (2.9),
(2.10), (2.12), (2.13), (2.15), (2.14) and (2.16), a state state space in the following form can
be written for each VSC
x˙i = Aixi + B1iri + B2iwi +B
e
1i∆ei (2.17a)
∆ii = C1ixi +D11iri +D12iwi +D
e
11i∆ei (2.17b)
zi = C2ixi +D21iri +D22iwi +D
e
21i∆ei (2.17c)
wi = zi(t− τ) (2.17d)
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Figure 2.9: Π-section model of a dc cable.
where
x1 =
[
∆idf1 ∆i
q
sf ∆i
d
s1 ∆i
q
s1 ∆u
d
g1 ∆u
q
g1 ∆u
d
gfil1 ∆u
q
gfil1 ∆m
d
1 ∆m
q
1 ∆nω1 ∆θg1 ∆n1
]T
x2 =
[
∆idf2 ∆i
q
f2 ∆i
d
s2 ∆i
q
s2 ∆u
d
g2 ∆u
q
g2 ∆u
d
gfil2 ∆u
q
gfil2 ∆m
d
2 ∆m
q
2 ∆nω2 ∆θg2
]T
r1 =
[
∆eref1 ∆i
qref
f1
]T
r2 =
[
∆idreff2 ∆i
qref
f2
]T
wi =
[
∆udci ∆u
q
ci
]T
zi =
[
∆udrefci ∆u
qref
ci
]T
MatricesAi,B1i,B2i,Be1i,C1i,D11i,D12i,D
e
11i,C2i,D21i,D22i andD
e
21i can be obtained
using computational mathematical tools. Moreover, considering (2.16), the following state
space model can be defined for the dc cable
x˙g = Agxg +Bgig (2.18a)
e = Cgxg (2.18b)
where
xg = [∆e1 ∆e2 ∆i12]
T ig = [∆i1 ∆i2]
T e = [∆e1 ∆e2]
T
Ag =
 0 0 −
1
Ceq
0 0 1
Ceq
1
L12
− 1
L12
−R12
L12
 Bg =
 1Ceq 00 1
Ceq
0 0
 Cg = [ 1 0 00 1 0
]
Finally, using (2.18) and (2.17) the closed loop stated space model, in the form indicated
in [43], is
x˙ = Ax+ B1r+ B1w (2.19a)
y = C1x+D11r+D12w (2.19b)
z = C2x+D21r+D22w (2.19c)
w = z(t− τ) (2.19d)
where
x = [x1 x2 xg]
T r = [r1 r2]
T w = [w1 w2]
T z = [z1 z2]
T
A =
[
Ac B
e
1cCg
BgC1c Ag +BgD
e
11cCg
]
B1 =
[
B1c
BgD11c
]
B2 =
[
B2c
BgD12c
]
C2 = [C2c D
e
21cCg] D21 = D21c D22 = D22c
and C1, D11 and D12 can be selected such that y is conformed by certain desired outputs.
For example
C1 = I D11 = 0 D12 = 0
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Moreover, matrices Ac, B1c, B2c, Be1c... etc, are composed by matrices from (2.17), as
follow
Ac =
[
A1 0
0 A2
]
B1c =
[
B11 0
0 B12
]
B2c =
[
B21 0
0 B22
]
...
and the same procedure is used for the other matrices. Using (2.19), the poles of the VSC-
HVDC system can be obtained using mathematical computational tools.
2.3.1 Analysis of an ideal system
Let us now find the system poles for Cases 1.1 and 1.2, and Cases 2.1 and 2.2 from Section
2.2. In these cases, the VSCs are connected to infinitely strong ac grids, so the dynamics
of PLL1,2 can be neglected. This also means that, since u
dq
gi is constant, the LPF bandwidth
has no impact on the VSC dynamics. Assume also that there are no delays in the control
system, i.e. τ1,2 = 0. Moreover, remember that VSC1 is in DVC mode and VSC2 is in
PC mode regardless of the power direction. The system poles are calculated using (2.19)
for changes of idreff2 from +1 pu to −1 pu1 in steps of −0.1 pu, keeping iqreff1 = iqreff2 = 0
(references are used to find initial values). This is performed for two cases: Low DVC
gains case, with kpe1 = 4.62 pu and kie1 = 0.31 pu (which corresponds to Cases 1.1 and
1.2 of Section 2.2); high DVC gains case, with kpe1 = 9.23 pu and kie1 = 1.23 pu (which
corresponds to Cases 2.1 and 2.2 of Section 2.2).
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Figure 2.10: Poles as idreff2 changes from −1(◦) to +1(4). Left: Low DVC gains: kpe1 = 4.62 pu
and kie1 = 0.31 pu. Right: High DVC gains: kpe1 = 9.23 pu and kie1 = 1.23 pu.
Figure 2.10 shows that, in both cases, there is a pole pair, λ1,2, that moves towards the
unstable region as idreff2 becomes more negative. In the low DVC gains case, all poles are
stable for the considered values of idreff2 , while in high DVC gains case, λ1,2 are unstable for
idreff2 < −0.8 pu. Participation factors, presented in Table 2.5,2 show that λ1,2 are related
to the dc-network dynamics, λ3,4,5 to the DVC, λ6 to VCC1 and λ7,8 to the VCC2. The
oscillation frequency of λ1,2 is around 7 pu (350 Hz), which coincides with the dc-network
1idreff2 < 0 means power flowing from VSC1 to VSC2.
2Note that, under the assumptions made, states mdi and m
q
i are cancelled.
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Table 2.5: Participation factor absolute values for the low DVC gains case and idreff2 = −1 pu
λ1 λ2 λ3 λ4 λ5 λ6 λ7 λ8
∆idf1 0.039 0.039 1.728 0.786 0.007 0 0 0
∆iqf1 0 0 0 0 0 1 0 0
∆n1 0.000 0.000 0.026 0.200 1.175 0 0 0
∆idf2 0 0 0 0 0 0 1 0
∆iqf2 0 0 0 0 0 0 0 1
∆e1 0.289 0.289 0.502 1.018 0.091 0 0 0
∆e2 0.219 0.219 0.354 1.009 0.092 0 0 0
∆i12 0.470 0.470 0.101 0.040 0.000 0 0 0
resonance found in Section 2.2. This analysis identifies that λ1,2 have the highest impact
on the system stability since they are poorly damped and become unstable under certain
conditions. In addition, it is shown in [36] that λ1,2 are independent of the speed of VCC2.
This implies that VSC2 can be modeled as a constant power device, since a very fast VCC2
does not impact λ1,2. Reference [36] also shows that the impact of lower values of kie1 on
λ1,2 is very small. Therefore, the integral term of the DVC can be neglected if instabilities
related to dc-network resonances are investigated.
2.3.2 Analysis of a more complex system
The analysis presented in Section 2.3.1 shows that, for a given setup, the system becomes
unstable if the power transfer in the VSC-HVDC system exceeds a certain limit. This limit
can be used as an indicator of the VSC-HVDC system strength for a given configuration.
Then, the power transfer limit is further investigated when considering weak ac sources,
delays in the control system and other dc cable lengths.1 Again, poles are calculated using
(2.19). Figure 2.11 (middle) shows the power limit for the high and low DVC gains cases
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Figure 2.11: Power transfer limit for different SCRs, DVC gains, for 25 km (left), 50 km (middle)
and 100 km (right) dc cable, without (solid) and with delay (dashed) in the control
system. DVC gains are set as low (gray) and high (black).
investigated Section 2.3.1 for a 50 km dc cable. The first thing to note is that, in most of
the cases, the system stability2 deteriorates when the SCR decreases and also when high
gains of DVCs are considered. Moreover, Figure 2.11 (middle) shows that delays have a
detrimental impact in the system stability decreasing further the allowed power limit (τ =
1Nor ac side capacitor neither LPF is considered yet in this section.
2The term stability is always related to dc-network resonances, unless the contrary is specified.
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0.25 ms, corresponding to a sampling frequency of 4 kHz). Figure 2.11 (right) shows the
power limit for the same cases analyzed previously, but for a 100 km dc cable. The figure
shows that the system is more robust compared to the cases when the length is 50 km. The
case with a 25 km cable (left), with no delays, shows consistent results with the previous
ones, i.e. the power limit decreases with the decrease of the ac system SCR and with
increased DVC gains. However, interestingly, the case with delays show contradictory
results, i.e. the VSC-HVDC system is stronger when the DVC-VSC is connected to a
weaker ac system.
2.4 Conclusions
In this chapter, time-domain simulations have been performed for a point-to-point VSC-
HVDC system. For the sake of decreasing the system complexity, it has been assumed
initially that the VSCs is connected to infinitely strong ac systems. The simulations have
shown that instabilities related to the dc-network resonance phenomenon can take place,
and that they depend on the power flow direction as well as the DVC controller gains. A
linear model has been then derived for the studied system and eigenvalue analysis has been
performed. The theoretical study shows that there are two poorly damped poles that are
related to the dc-cable resonance phenomenon and that they are strongly influenced by the
amount of power flow (and direction) and controller parameters. Then, more complexity
has been added into the linear model, such as considering finite strength for the ac systems
and delays in the control system. Considering these additional factors, the power transfer
limit is studied for different scenarios. The main conclusion from the study was that power
stability limit depended on:
1. Power direction. Instability only takes place when the power direction is from the
DVC-VSC to the PC-VSC;
2. DVC controller gains. The higher the DVC gains, the less the power transfer limit;
3. AC system strength. When delays are not considered, the weaker the ac system to
which a DVC-VSC is connected, the less the power transfer limit;
4. Control system delays. In some cases, considering delays in the control system leads
to a decrease on the power stability limit. However, this cannot be generalized, as
shown in Figure 2.11.
Although eigenvalue analysis has been helpful in establishing the impact of different pa-
rameters on the system stability, it does not clearly show the causes of instability. For
instance, it is not clear why the direction of the power flow matter, or why the dc-network
resonance becomes undamped when the DVC gains are increased or when the ac system
is weaker. Moreover, the “non consistent” impact of the control system delays is unclear.
In order to gain a better understanding of the origin of the instability, a frequency domain
modelling approach is presented in the upcoming chapters.
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Frequency domain modelling approach
In Chapter 2, it has been found through simulations and eigenvalue analysis that, in some
particular situations, a point-to-point VSC-HVDC system turns unstable. Factors that im-
pact on the system stability are the dc-network resonance, DVC design, ac system strength
and control system delays. However, the mechanism that triggers the instability has not
been clearly identified. In this chapter, some of the questions from Chapter 2 are investi-
gated through a frequency domain modelling approach. The approach consists of dividing
the system into subsystems, such that their impact on the system stability can be studied
individually. The dc-network subsystem and the VSC subsystem are defined. The study
of the VSC subsystem is stressed in this chapter since it has been found to be the main
cause of instability. The frequency response of the VSC subsystem is called dc-side power
dependent admittance and a procedure to obtain it both, theoretically and through measure-
ments in EMT models is presented. This chapter is based on the work presented in Papers
II, III, IV and IV
3.1 Selection of subsystems – VSC-HVDC modelled as a
SISO system
One advantage of applying frequency domain analysis is that a system can be divided into
subsystems whose properties can be individually studied. The analysis is easier when the
complexity of the system model is reduced by disregarding features that do not impact
the studied problem. As concluded in [36], VSC2 can be assumed as a constant power
device when studying instabilities related to dc-network resonances. This means that the
linearized system can be represented as shown in Figure 3.1, where the resistances R10 and
R20 and the current ∆i∗1 come from the linearization of the currents injected by VSC1 and
VSC2, i1 and i2 (see (2.5)) as follows
∆i1 = −(P10/e210)∆e1 + (1/e10)∆P1 (3.1a)
∆i2 = −(P20/e220)∆e2 (3.1b)
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from where
R10 =
e210
P10
, R20 =
e220
P20
, ∆i∗1 =
∆P1
e10
. (3.2)
Note that R10 and R20 are of opposite signs, and that ∆P2 = 0 since VSC2 is a constant
power device. Moreover, a useful identity is R10 +R20 = R12 [36].
Figure 3.1: Linearized system where VSC2 is modeled as a constant power device.
There are several ways in which subsystems can be selected in the system shown in Figure
3.1. However, in our framework, the question is how to select subsystems such that the
identified resonance related instability is best understood. Figure 3.2 displays three possible
(a) Option 1 (b) Option 2
P-link
F3 G3
(c) Option 3
Figure 3.2: Options for selection of subsystem.
options where two subsystems are considered in each, F and G. Note that the resistances in
Figure 3.2 are R10 and R20. From the figure, the transfer functions corresponding to option
1, 2 and 3 are
G1(s) =
C−11 n(s)
s(n(s) + ω2lc1) + ωc2ω
2
lc1
(3.3)
G2(s) =
C−1eq n(s)
s(n(s) + ω2lc) + ωc2ω
2
lc
(3.4)
G3(s) =
C−1eq n(s)
(s+ ωc1 + ωc2)(d(s) + ωc1ωc2) + 
(3.5)
where
d(s) = s2 + ωrls+ 2ω
2
lc, (3.6)
n(s) = s2 + (ωrl + ωc2)s+ ω
2
lc + ωrlωc2, (3.7)
 = −ωc1ωc2(ωc1 + ωc2), (3.8)
ωc1 =
1
R10Ceq
, ωc2 =
1
R20Ceq
, ω2lc =
1
L12Ceq
, ω2lc1 =
1
L12C1
, ωrl =
R12
L12
. (3.9)
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Option 1 has been typically adopted in works such as [44, 45]. In those choices, it can
be shown that G1, as well as G2, are unstable if VSC2 acts as a dc load, while G3 is
unstable for P20 6= 0. In addition, G1 does not represent the resonance identified in Section
2.3.1 as Cvsc1 is not included in G1. G2 and G3 represent the resonance; however, the
main advantage of G3 over G2 is that the unstable pole of G3 is very small so it can be
approximated to a pole in the origin.1 The poles of G3 can be approximated to
p1 = −(ωc1 + ωc2), p2,3 = −ωrl
2
±
√
2ωlc
√
ω2rl
8ω2lc
− 1 (3.10)
if  can be neglected in (3.5). This is possible if it is shown that
||  |2ω2lc(ωc1 + ωc2)| and |ωc1ωc2|  2ω2lc. (3.11)
Considering that typically voltages are maintained within nominal values in VSC-HVDC
systems, then we can make e10 ≈ 1 pu, e20 ≈ 1 pu. Moreover, active power at both VSCs
should be within limits, thus, |P10| ≤ 1, |P20| ≤ 1, and also that R10 + R20 = R12, then,
the following inequalities hold
− 1 ≤ 1
R10R20
≤ 0 =⇒ −R12
Ceq
≤ ωc1 + ωc2 ≤ 0 (3.12)
which shows that p1 is positive and upper bounded by R12/Ceq, being zero for P20 = 0. It
can be also shown that
ωc1 + ωc2 = R12Ceqωc1ωc2. (3.13)
Using (3.8) and (3.13), and considering |ωc1ωc2| 6= 0, the left expression in (3.11) becomes
|ωc1 + ωc2|  |2ω2lcR12Ceq|. (3.14)
Considering (3.12), (3.14) is fulfilled if
|R12
Ceq
|  |2ω2lcR12Ceq|. (3.15)
Moreover, since Ceq = C1 + Cvsc1, then (3.15) yields
L12
Ceq
<
L12
C12
 2 pu. (3.16)
This means that if the square of the cable characteristic impedance is much lower than 2 pu,
then, G3 poles can be approximated to (3.10). From Table 2.1, L12/C12 = 0.01 pu which
is 200 times smaller than 2 pu, meaning that the poles can be approximated to (3.10).
As mentioned earlier, p1 is upper bounded by R12/Ceq, which gives p1max = 0.0015 pu.
This means that, for a sufficiently high controller gain, considering p1 = 0 will have a
very small impact on the closed-loop system poles, as shown in [46]. Then, G3 can be
approximated to a marginally stable transfer function
G˜0(s) =
C−1eq
s
(
n(s)
d(s)
)
(3.17)
1The importance of obtaining stable F andG is that bode plots cannot be used in case of unstable systems.
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Figure 3.3 shows a comparison between G˜0 for P20 = +1 pu, P20 = −1 pu and the transfer
function of the Π-link together with the VSC capacitors without R10 and R20, given by
G0(s) =
C−1eq (s
2 + ωrls+ ω
2
lc)
s(s2 + ωrls+ 2ω2lc)
. (3.18)
Although not rigorously proved, the comparison shows that G˜0 can be approximated to G0
since their differences are very small. Therefore, considering iqreff1 constant, the HVDC sys-
tem can be modeled as the Single-Input, Single-Output (SISO) feedback system illustrated
in Figure 3.4, where F3 has been renamed to F .
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Figure 3.3: Real (upper) and imaginary (bottom) parts of G˜0 for idreff1 = +1 pu (dashed), G˜0 for
idreff1 = −1 pu (dotted), and G0 (gray solid).
Figure 3.4: VSC-HVDC system represented as a SISO system.
The conclusion that G3 can be approximated to G0 has been deduced considering that the
dc cable is modeled as a lumped-parameter Π-section. A Π-section has been chosen here
since its simplicity allows analytical derivations and due to the fact that it still represents
the resonance of a dc TL. In Chapter 5, which deals with stability analysis in HVDC grids,
the analysis is extended for distributed parameter models of dc TLs.
Regarding F , the transfer function can be obtained from (2.17) but considering that the
output is now ∆i∗i instead of ∆ii. Then the VSC subsystem state space can be written as
x˙i = Aixi + B1iri + B2iwi +B
e
1i∆ei (3.19a)
∆i∗i = C1ixi +D11iri +D12iwi (3.19b)
zi = C2ixi +D21iri +D22iwi +D
e
21i∆ei (3.19c)
wi = zi(t− τ) (3.19d)
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where all the matrices are as defined in (2.17). The frequency response of F can be obtained
through mathematical computation tools.
3.2 Passivity analysis in the SISO system
The convenience of modeling the VSC-HVDC system as in Figure 3.4 is that passivity
properties of G0 and F can be studied individually in order to determine if the system is
stable. A stable system H(s) is passive if [47]
∀ω ≥ 0, Re [H(jω)] ≥ 0. (3.20)
Considering the SISO system of Figure 3.4, and according to [47], if both, G0 and F , are
passive, then, the closed-loop system is passive, and therefore stable. On the other hand,
the converse is not necessarily true. That is, if either G0 or F is passive while the other is
non-passive, then, the closed-loop system is not necessarily non-passive neither unstable.
However, this indicates that there is a risk of instability. To determine if the system is
unstable, Nyquist stability criterion can be applied in the SISO system as in [44, 45].
In the SISO system of Figure 3.4, the G0 is actually the dc-network impedance seen from
the bus where VSC1 is connected. Since the dc-network is only composed of passive
elements, then, it can be confidently claimed that G0 is passive. This means that, if F
is stable, the unstable cases shown previously are due to the fact that F is non-passive.
Then, let us derive an expression F considering a DVC-VSC system with no delays, no
ac-side capacitor, and no filtering of the measured quantities (i.e no LPF). Consider first
that the current ∆i∗1, defined in (3.19b), is expressed as
∆i∗1 =
1
e10
(
udc10∆i
d
f1 + u
q
c10∆i
q
f1 + i
d
f10∆u
d
c1 + i
q
f10∆u
q
c1
)
. (3.21)
Since there is no ac-side capacitor in the VSC shown in Figure 2.8, then, idqfi = i
dq
si . There-
fore, voltages udc1 and u
q
c1 in the VSC dq frame can be expressed in the Laplace domain as
udc1 = u
d
s1 − (Rt1 + sLt1)idf1 + ωg1Lt1iqf1 (3.22a)
uqc1 = u
q
s1 − (Rt1 + sLt1)iqf1 − ωg1Lt1idf1 (3.22b)
where Lt1 = Lf1 + Ls1 and Rt1 = Rf1 + Rs1. Furthermore, considering (2.7), uds1 and u
q
s1
can be expressed as uds1 = u
q
s10∆θg1 and u
q
s1 = −uds10∆θg1. Then, (3.22) can be linearized
and expressed in the VSC dq-frame as
∆udc1 = u
q
s10∆θg1 − (Rt1 + sLt1)∆idf1 + ωg1Lt1∆iqf1 + iqf10Lt1∆ωg1 (3.23a)
∆uqc1 = −uds10∆θg1 − (Rt1 + sLt1)∆iqf1 − ωg1Lt1∆idf1 − idf10Lt1∆ωg1 (3.23b)
and, in steady state udc10 and u
q
c10 are
udc10 = u
d
s10 −Rt1idf10 + ωg10Lt1iqf10 (3.24a)
uqc10 = u
q
s10 −Rt1iqf10 − ωg10Lt1idf10 (3.24b)
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replacing (3.23) and (3.24) into (3.21) and factorizing accordingly, the following is obtained
∆i∗1 = −
idf10Lt1
e10
(s+ zd1)∆i
d
f1 −
iqf10Lt1
e10
(s+ zq1)∆i
q
f1 +
uqs10i
d
f10 − uds10iqf10
e10
∆θg1 (3.25)
where zd1 and z
q
1 are
zd1 = 2
Rt1
Lt1
− u
d
s10
idf10Lt1
, zq1 = 2
Rt1
Lt1
− u
q
s10
iqf10Lt1
. (3.26)
Moreover, under the assumptions made, the transfer functions the VCC1 are [36]
∆idf1 =
α1
s+ α1
∆idreff1 , ∆i
q
f1 =
α1
s+ α1
∆iqreff1 . (3.27)
Replacing (3.27) into (3.25) and assuming that iqreff1 is constant (∆i
qref
f = 0), then, (3.25)
becomes
∆i∗1 = −
α1i
d
f10Lt1
e10
(
s+ zd1
s+ α1
)
∆idreff1 +
Qs10
e10
∆θg1 (3.28)
where Qs0 is u
q
s0i
d
f0 − uds0iqf0. Moreover, the open loop transfer function of the DVC is
∆idreff1 =
(
kpe1 +
kie1
s
)
∆u1 = Fdvc1(s)∆u1 (3.29)
with ∆u = ∆eref1 −∆e1. Putting (3.29) into (3.28) then ∆i∗1 becomes
∆i∗1 = Fc(s)∆u+
Qs10
e10
∆θg1 (3.30)
where
Fc(s) = −α1i
d
f10Lt1
e10
(
s+ zd1
s+ α1
)
Fdvc1(s). (3.31)
Continuing with (3.30), the angle ∆θg1 and the frequency ∆ωg1 are estimated by the PLL
defined by (2.14). In the Laplace domain, (2.14) is expressed as
∆θg1 =
kpl1s+ kil1
s2
∆uqg1 = Fpll(s)∆u
q
g1. (3.32)
Considering the voltage drop over the ac source impedance and that ∆ωg1 = sθg1, then,
∆uqg1 can be expressed as
∆uqg1 = −(uds10 + sidf10Ls1)∆θg1 − (Rs1 + sLs1)∆iqf1 − ωg10Ls1∆idf1. (3.33)
Combining (3.32) and (3.33), the following expression for the angle ∆θg1 is obtained
∆θg1 = − (Rs1 + sLs1)Fpll(s)
1 + (uds10 + si
d
f10Ls1)Fpll(s)
∆iqf1 −
ωg10Ls1Fpll(s)
1 + (uds10 + si
d
f10Ls1)Fpll(s)
∆idf1. (3.34)
Considering (3.27), and that ∆iqreff is zero, (3.34) becomes
∆θg1 =
e10
Qs10
Fθ(s)∆u1. (3.35)
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where
Fθ(s) = − ωg10Qs10Ls1α1Fpll(s)Fvdc1(s)
e10(1 + (uds10 + si
d
f10Ls1)Fpll(s))(s+ α1)
. (3.36)
Finally, the expression of F (s) for VSC1 connected to a weak ac systems is
F (s) = Fc(s) + Fθ(s) (3.37)
with Fc(s) and Fθ(s) as defined above. Note that the assumption of neglecting the PLL
made in Section 2.3.1 cannot be made anymore for a weak ac system. This is reflected by
the transfer function Fθ(s), described by (3.36), which includes the PLL dynamics through
the transfer function Fpll(s).
3.3 Study of F for a VSC connected to an infinite ac source
In the case of DVC-VSCs connected to infinitely strong ac systems, and considering a
proportional DVC, then, Fθ = 0, Ls1 = Rs1 = 0 and uds10 = u
d
g10, yielding
F (s) = −α1i
d
f10Lf1kpe1
e10
(
s+ zd1
s+ α1
)
. (3.38)
Note that it is assumed kie1 = 0. First of all, F is stable since its only pole is −α1.
Moreover, F has a zero, −zd1 . Neglecting Rf1, this revealing expression shows that F is
passive when idf10 < 0
1 due to the fact that the zero, −zd1 , is located in the Left Half of
the s-plane (LHP). This is also shown in Figure 3.5, where F (jω) is plotted for different
idf10 and considering kpe1 = 9.23 pu. For negative values of i
d
f10, re[F (jω)] is positive for
all frequencies, ω. In this case, both, F and G0 are passive, meaning that the closed-loop
system is stable. This implies that, when VSC1 absorbs power from the dc network, the
system is stable for any positive value of kpe1 and α1.2 On the other hand, (3.38) shows
that −zd1 lies in the RHP when idf10 > 0, i.e. F is non-passive (non-minimum phase) i.e.
when VSC1 injects power into the dc network. This can also be seen in Figure 3.5 where
re[F (jω)] is positive for a low ω and it becomes negative as ω increases. Interestingly, at
ω = 7 pu (RF of G0), re[F (jω)] is negative, which means that the dc-network resonance
can be amplified due to the non-passive behavior of F at this frequency. In addition, (3.38)
shows that, if α1, kpe, Lf1 and |idf10| increase, re[F (jω)] becomes more negative, increasing
also the risk of instability. This explains why high DVC gains decrease the power transfer
limit, and also why instability depends on the amount of power that VSC1 injects into the dc
network (see Figure 2.5). In addition, a PI DVC has a phase shift of 90o for low ω and goes
to 0o as ω increases. For ω = 7, and considering kie1 = 1.31 pu, Fdvc1(j7) = 9.23 + j0.18,
hence the negligible impact of the DVC integrator stated in [36].
In Section 2.3.2 the impact of considering more complex VSC systems on the system stabil-
ity is investigated through eigenvalue analysis. The causes of instability for more complex
VSC models can be better explained then with the definition adopted in next section.
1Negative idf10 means that power flows from VSC2 to VSC1.
2Actually, α1kpe should be higher than a certain value since G3(s) has a small unstable pole.
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Figure 3.5: re[F (jω)] (upper) and im[F (jω)] (bottom) for idf10 = +1 pu (black solid), i
d
f10 = +0.5
pu (black dashed), idf10 = −0.5 pu (gray dashed), and idf10 = +1 pu (gray solid). AC
source is infinite and kpe1 = 9.23 pu.
3.4 Defining F as a dc-side power dependent admittance
As discussed previously, G0(s) is, in practice, the impedance seen from the bus where the
VSC is connected, meaning that frequency scan can be applied to obtain G0(jω) for more
complex dc networks. The same idea can be applied to F (jω) since, due to the dimensions
of its input and output, it can be interpreted as an admittance defined by
F (jω) = −∆i
∗
1(jω)
∆e1(jω)
(3.39)
or, making ∆i∗1 = ∆P1/e10, and considering e10 = 1 pu, then, the admittance defined in
(3.39) can be expressed as
F (jω) = −∆P1
∆e1
(3.40)
This means that, if F (jω) is to be measured, this can be done by superimposing a sinu-
soidal signal in e1, and then, measuring the corresponding sinusoidal component of P1.
Hence, the term dc-side Power Dependent Admittance (dc-side PDA) is adopted in this
thesis to refer to F (jω). Likewise, dc-side Power Dependent Conductance (dc-side PDC)
refers to Re[F (jω)],1 while dc-side Power Dependent Susceptance (dc-side PDS) refers to
Im[F (jω)]. Observe that this definition is valid for any control system, as long as the input
and the output are defined as in (3.40). With the definition of F as a dc-side PDA, the
results in Section 3.2 can be interpreted as follow:
1. If a dc-network resonance coincides with a positive dc-side PDC, then, the resonance
will be attenuated;
1In this thesis, the term dc-side PDC and re(F (jω)) are used without distinction.
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2. If the resonance coincides with a negative dc-side PDC, there is a risk that the reso-
nance becomes amplified;
3. For a given resonance, the more negative the dc-side PDC, the weaker the system.
This means that the power limit with regards to stability decreases.
This explains why instability takes place at a higher power transfer when the dc cable length
is 100 km (see Section 2.3.2) since the resonance occurs at a lower frequency (4.46 pu),
where the dc-side PDC is less negative.
The analysis performed in Section 3.3 shows that, for a given dc-network configuration,
the system stability depends on the characteristics of the dc-side PDC. In Section 3.3, the
investigation is carried out on an ideal model of VSC1 connected to a strong ac system with
no delays. The impact of less ideal conditions on the dc-side PDC, and their connection to
the power transfer limits presented in Section 2.3.2 are investigated next.
3.5 Impact of non-infinite SCRs and delays on the dc-side
PDC
Consider kpe1 = 4.62 pu and kie1 = 0 for the cases studied in this section. First, the
impact of DVC-VSCs connected to weak ac grids on the dc-side PDC is studied without
considering system delays. This means that the dc-side PDA is given by (3.37). Figure
3.6 shows the dc-side PDC for SCRs of 3, 5 and infinity with idf10 = 1 pu in all the cases.
The dc-side PDC becomes more negative as the SCR decreases, and for ω = 7 pu and an
SCR of 5 it is −5.567 pu. This is even lower than the corresponding case shown in Figure
3.5 (−4.778 pu), which is known to be unstable. Therefore, the decrease of power transfer
limit studied in Section 2.3.2 for low SCR is associated to the fact that the dc-side PDC is
more negative in such cases.
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Figure 3.6: DC-side PDC for idf10 = +1 pu and SCR = infinity (solid), SCR = 5 (dashed) and SCR
= 3 (dotted).
The dc-side PDA considering delays can be calculated using (3.19). Figure 3.7 shows the
dc-side PDA for delays of 0.25ms and 0.5ms, for an SCR of 5, and for idf10 = 1 pu. It can be
seen when delays are considered that the dc-side PDC decreases even further, but only in
some specific frequency ranges. In fact, the figure shows that, with delays, the dc-side PDC
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also increases at certain frequencies. At ω = 7 pu (which corresponds to the RF of the 50
km dc cable) and with a delay of 0.25 ms, the dc-side PDC actually decreases to −10.51
pu, which is considerably lower compared to the case with no delays. This is in connection
with the decrease of the power transfer limit shown in Section 2.3.2. Observe, however,
when a delay of 0.5 ms is considered, the dc-side PDC actually increases for ω = 7 pu,
which suggests that the power stability limit increases for such a configuration. Note also
that the minimum value of the dc-side PDC decreases with the increase of the delay time.
This means that, while stability improves at some frequencies, at the same time, stability
has also worsened at other frequencies.
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Figure 3.7: DC-side PDC for idf10 = +1 pu and SCR = 5. No delay (Solid). Delay of 0.25 ms
(dashed). Delay of 0.5 ms (dotted).
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Figure 3.8: Left: Impact of a delay of 0.25ms and different SCRs on the dc-side PDC for ω = 10.5
pu (black solid), ω = 7 pu (gray solid), and the minimum dc-side PDC (black dashed).
For comparison, dc-side PDC for ω = 10.5 pu with no delays (gray dashed) is also
plotted. Right: frequency corresponding to the minimum dc-side PDC.
Bear in mind that, as discussed previously, the more negative the dc-side PDC, the lower the
power transfer limit, and that, in the cases with no delays, the dc-side PDC is more negative
with lower SCRs (i.e. a weaker ac system limits further the power transfer limit). Now, the
contradictory results in Figure 2.11(Left) for a 25 km dc cable (RF of 10.5 pu) considering
delays can be best understood by observing the dc-side PDC for ω = 10.5 pu. This is
plotted in Figure 3.8 (left, black solid) where it can be seen that, contrary to the cases with
no delays, the dc-side PDC becomes more negative with the increase of the SCR. For this
setup, this means that the system stability deteriorates when the DVC-VSC is connected to
a stronger ac system, which is in agreement with the results shown in Figure 2.11(Left).
Figure 3.8 also shows the minimum dc-side PDC and its corresponding frequency for dif-
ferent SCRs and with a delay of 0.25ms. The figure shows that the minimum dc-side PDC
decreases with weaker ac systems, as well as the corresponding frequencies. Let us still
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consider the 25 km dc cable as an example (RF of 10.5 pu), Figure 3.8 indicates that, for
an SCR of 3, with delays, the dc-side PDC is −2.9 pu, which is an improvement compared
to the case with no delays, with a dc-side PDC of −9.9 pu. However, for the same SCR
and delay, the minimum dc-side PDC has decreased to −14 pu for a ω = 5.25 pu. This
means that, although stability has improved for a VSC with a 25 km cable (ωr = 10.5 pu),
instability can take place if dc-network upgrades lead to a new RF of 5.25 pu.
3.6 Impact of different DVC structure
In previous sections, it has been shown that the instability is introduced by the VSC con-
trolling the dc-bus voltage. Thus, it is also important to study the impact of other DVC
structures, such as the voltage droop controllers proposed for MTDC systems [26]. Al-
though these controllers are proposed for MTDC systems, they are studied in the point-
to-point VSC-HVDC system investigated in this chapter for the sake of simplicity. Later,
when MTDC systems are analyzed in this thesis, the droop controller that contributes the
most on increasing the dc-side PDC is implemented. The impact on the dc-side PDC of
the DVCs shown in Figure 3.9 are studied in this section. A controller delay of 0.25 ms,
SCR of 5, kpe = 4.62 pu and kie = 0.31 pu, with no LPFs, and no ac side capacitor are
considered. These parameters are selected due to the fact that they are going to used later
on the simulation studies in Section 3.7. In order to investigate the impact of the droop
setting, the dc-side PDC is calculated for two values of kd, 0.05 pu and 0.1 pu.
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Figure 3.9: DVC 1 (left), DVC 2 (middle) and DVC 3 (right).
The following expressions define the droop controllers in Figure 3.9
DVC 1: idreffi = k
−1
di
(
enli − ei
)
(3.41a)
DVC 2: erefi = e
nl
i − kdiidfi (3.41b)
DVC 3: erefi = e
nl
i − kdiidreffi (3.41c)
where enli is the no load voltage reference. These expressions, combined with (3.19) can
be used to obtain a new state space model, and hence, F (jω). Note that the output of DVC
1 is idreffi , which means that the PI DVC studied earlier is not included. Then DVC 1 can
be interpreted as a proportional controller with a gain of kdi. On other hand, the output of
DVC 1 and DVC 2 is erefi , which is an input to PI DVC, so, the earlier studied PI DVC is
included in these cases.
Figure 3.10 shows the dc-side PDC for the cases stated above and compared with the DVC
defined by (2.15). It can be seen that DVC 1 is the less convenient choice since it turns
the dc-side PDC more negative. This is expected since kd = 0.05 pu and kd = 0.10 pu
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corresponds to kpe1 = 20 pu and kpe1 = 10 pu, respectively. These values are higher than
the case with no droop setting i.e. kpe1 = 4.62 pu. With DVC 2, the dc-side PDC decreases
slightly at ω = 7 pu and also decreases further at a higher frequency. This is not the case
with DVC 3, where the dc-side PDC increases in most of the frequency ranges. Among the
three DVCs studied, DVC 3 is the one which contributes the most to the enhancement of
the system stability, as it decreases the magnitude of the dc-side PDC.
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Figure 3.10: Impact of DVC 1 (upper), DVC 2 (middle), DVC3 (bottom). No droop setting (solid),
kd = 0.05 (dashed) and kd = 0.10 (dotted).
3.7 Verifications through simulations
In order to verify the findings presented so far, simulations in a point-to-point VSC-HVDC
system are performed. The VSC electrical and control parameters are set as specified in
Section 3.6. Moreover, the VSCs are interconneted through a 50 km cable. The following
cases are simulated:
Test case 1 VSCs modeled as ideal amplifiers with no delays, SCR = 5 and DVC gains
set as kpe1 = 4.62 pu kie1 = 0.31 pu;
Test case 2 VSCs modeled as switching devices (two level converters with a switching
frequency of 2 kHz). Controller implemented with a delay time (τ ) of 0.25 ms, SCR =
5, DVC gains set as kpe1 = 4.62 pu kie1 = 0.31 pu;
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Test case 3 Same as test case 2, but with SCR = 3;
Test case 4 Same as test case 2, with DVC 3 implemented (kd = 0.05 pu);
Test case 5 Same as test case 2, with lower kpe.
Note that no ac-side capacitors neither LPF are considered are considered in the simula-
tions. In all cases, VSC2 decreases its reference idreff2 from 0 to −1 pu at a rate of −0.5
pu/s. DC-side powers and voltages of VSC1 are plotted in Figure 3.11. In case 1, with ideal
VSCs and no delays, the system turns unstable after reaching 1 pu. In case 2, when delays
are considered, the figure shows that instability takes place at a lower power (around 0.8
pu), which confirms the detrimental impact of delays on the system stability. The negative
impact of a lower SCR is tested in case 3. In this case the figure shows that instability
occurs at an even lower power, as indicated earlier in this section. As discussed in Section
3.6, DVC 3 reduces the risk of instability, and that is confirmed with simulation case 4,
where it can be seen that instability takes place at a higher power transfer. One of the con-
clusions from this chapter is that instability can be avoided if the size of the dc-side PDC is
decreased. In case 5, this is achieved by reducing kpe to 1.54 pu with kie = 0.31 pu. Figure
3.11 shows that the system indeed becomes stable for the simulated case. Finally, Figure
3.12 shows a detailed view of e1 and P1 during instability conditions. The figure shows
that the oscillation frequency is 352 Hz (7.04 pu), which is very close to the RF of the
considered cable. This confirms again that the instability originates from the dc-network
resonance.
Test case 5 shows the usefulness of the proposed modeling approach. A procedure to
mitigate instability related to dc-side resonances can be: 1) Identify dc-side resonances
through impedance frequency scan of the dc network. 2) Develop mitigation measures such
that, at the identified frequencies, a negative dc-side PDC is avoided or at least increased.
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Figure 3.11: DC side voltages and powers of VSC1 from the simulation cases.
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Figure 3.12: Detailed e1 from case 2. The oscillation period is 2.84 ms (RF of 352 Hz or 7.04 pu).
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3.8 Deriving F for a discrete time controller
Most control systems are implemented in digital controllers, thus, in this section, the dc-
side PDC for a DVC-VSC driven by a discrete time controller is derived. Let us begin fist
with the vector form of (2.6) in the synchronous dq-frame
disdqfi (t)
dt
= −Rfi
Lfi
isdqfi (t)− jω0isdqfi (t) +
usdqgi
Lfi
− u
sdq
ci (t)
Lfi
(3.42a)
disdqsi (t)
dt
= −Rsi
Lsi
isdqsi (t)− jω0isdqsi (t) +
usdqsi
Lsi
− u
sdq
gi (t)
Lsi
(3.42b)
dusdqgi (t)
dt
= − 1
Csi
isdqfi (t) +
1
Cfi
isdqsi (t)− jω0usdqgi (t) (3.42c)
where ω0 is the synchronous speed. Remember that u
sdq
si is a constant vector in the syn-
chronous dq-frame. Before continuing, let us define some reference frames that are used in
this section. Figure 3.13 shows the αβ-frame which is a stationary frame, and, as mentioned
earlier, variables in this reference frame are represented as z. The figure also shows the kdq-
frame, which is also a stationary frame, and uses the angle estimated by the discrete-time
PLLi (zPLLi), θgi(k).1 Moreover, a dq-frame is shown in Figure 3.13 whose reference
Figure 3.13: Reference frames: αβ-frame (solid), sdq-frame (dashed). kdq-frame (dotted). dq-
frame (dashed-dotted).
frame rotates at the synchronous speed, i.e. ω0 and its transformation angle is defined as
θt∗i(k, t∗) = θgi(k) + ω0t∗ with 0 ≤ t∗ < h (3.43)
Finally, the earlier defined synchronous sdq-frame is also shown in Figure 3.13. This ref-
erence frame uses the angle θsi = θi0 + tω0, which can be redefined as
θsi(k, t
∗) = θi0 + khω0 + t∗ω0 (3.44)
Then, variables in their respective reference frames can be expressed as
z = zsdqejθsi(k,t
∗) (3.45a)
z = zkdqejθgi(k) (3.45b)
z = zdqejθgi(k)ejω0t
∗
(3.45c)
1Note that θgi(k) is constant in the time interval kh ≤ t < (k+1)h, after which the kdq-frame is updated
with the angle θgi(k + 1). k ∈ 0, 1, 2, . . ., represents every step in the discrete domain.
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Using (3.45), relationships between the sdq-frame and dq-frame, and sdq and kdq-frame
can be obtained as follow
zsdq = zdqejθ˜g(k) (3.46a)
zsdq = zkdqejθ˜g(k)e−jω0t
∗
(3.46b)
where θ˜gi(k) = θgi(k)− θgi0 − khω0 (3.46c)
Using (3.46), (3.42) can be expressed in the dq-frame as
didqfi (t)
dt
= −Rfi
Lfi
idqfi (t)− jω0idqfi (t) +
udqgi
Lfi
− u
kdq
ci (k)
Lfi
e−jω0t
∗
(3.47a)
didqsi (t)
dt
= −Rsi
Lsi
idqsi (t)− jω0idqsi (t) +
usdqsi
Lsi
e−jθ˜gi(k) − u
dq
gi (t)
Lsi
(3.47b)
dudqgi (t)
dt
= − 1
Cfi
idqfi (t) +
1
Cfi
idqsi (t)− jω0udqgi (t) (3.47c)
Expression (3.47) can be discretized as explained in [48]. However, let us consider some
practical aspects of the controller implementation in discrete time. In EMT and RTDS
models developed in this thesis, firing signals are generated through a carrier PWM method
called asymmetric and synchronous sampling with an update rate twice per cycle [49]. This
can be explained with the help of Figure 3.14. At t1, samples are obtained by an analog to
Figure 3.14: Asymmetric Synchronous PWM [49]
digital converter. With these samples, the controller performs calculations within a finite
time and it waits until t2 (half of the period) to issue the corresponding firing signals to the
VSC. New samples are obtained at t2 and the process is repeated. What this means for our
model is that, voltage ukdqgi (k) has actually been generated by the controller in the previous
sampling instant, i.e. u(k−1)dqrefci (k−1). One thing to note, however, is that, u(k−1)dqrefci (k−1)
is in the “(k-1)dq-frame”, which uses the angle θgi(k − 1), while in (3.47), ukdqci (k) should
be given in the kdq-frame. Therefore, u(k−1)dqrefci (k − 1) should be transformed to the kdq-
frame as follows
ukdqci (k) = u
(k-)dqref
ci (k-)e
−j[θgi(k)−θgi(k-)] (3.48)
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where the index k − 1 is represented as k- for the ease of notation. Let us remember that
θgi(k) is generated by PLLi, then
θgi(k)− θgi(k − 1) = h(ω0 + ωgi(k − 1)) (3.49)
where ωgi(k − 1) is the angular speed estimated by PLLi at the sampling instant k − 1.
Finally, (3.47) can be rewritten as
didqfi (t)
dt
= −Rfi
Lfi
idqfi (t)− jω0idqfi (t) +
udqgi
Lfi
− u
(k-)dqref
ci (k-)
Lfi
e−jω0(t
∗+h)e−jhωgi(k-) (3.50a)
didqsi (t)dt = −
Rsi
Lsi
idqsi (t)− jω0idqsi (t) +
usdqsi
Lsi
e−jθ˜gi(k) − u
dq
gi (t)
Lsi
(3.50b)
dudqgi (t)
dt
= − 1
Csi
idqfi (t) +
1
Cfi
idqsi (t)− jω0udqgi (t) (3.50c)
In matrix form, the linearized version of (3.50) can be expressed as
dxti
dt
= Atix
t
i +B
t
θi∆θ˜gi(k) +B
t
uci(t
∗)uci(k) +Btωi(t
∗)∆ω∗gi(k) (3.51)
with
xti =
[
∆idfi ∆i
q
fi ∆i
d
si ∆i
q
si ∆u
d
gi ∆u
q
gi
]T
, uci(k) =
[
∆ukd∗ci ∆u
kq∗
ci
]T
,
Ati =

−Rfi
Lfi
ω0 0 0
1
Lfi
0
−ω0 −RfiLfi 0 0 0 1Lfi
0 0 −Rsi
Lsi
ω0
1
Lsi
0
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0
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usqsi0
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0
0
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,
Btuci(t
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, Btωi(t
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
−h
(
uqci0cos(ω0[t
∗+h])−udci0sin(ω0[t∗+h])
Lfi
)
h
(
uqci0sin(ω0[t
∗+h])+udci0cos(ω0[t
∗+h])
Lfi
)
0
0
0
0

where ukd∗ci (k) = u
(k−1)d
ci (k− 1), ukq∗ci (k) = u(k−1)qci (k− 1), and ω∗gi(k) = ωgi(k− 1). Then,
(3.51) can be discretized as [48]
xki (k + 1) = A
k
ix
k
i (k) +B
k
θi∆θ˜gi(k) +B
k
uciuci(k) +B
k
ωi∆ω
∗
gi(k) (3.52)
with
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∆idfi(k) ∆i
q
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d
si(k) ∆i
q
si(k) ∆u
d
gi(k) ∆u
q
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Now, let us continue with the discrete time controller. The PLL shown in (2.14) can be
discretized using the Forward-Euler method. Then, the angle θgi(k) is
θgi(k + 1) = θgi(k) + h(ω0 + kpliu
q
gi(k) + nωi(k)) (3.53a)
nωi(k + 1) = nωi(k) + hkiliu
q
gi(k). (3.53b)
Replacing (3.53) into (3.46c) for k + 1, the following is obtained in small signal terms
∆θ˜gi(k + 1) = ∆θ˜gi(k) + h(kpli∆u
q
gi(k) + ∆nωi(k)) (3.54a)
∆nωi(k + 1) = ∆nωi(k) + hkili∆u
q
gi(k). (3.54b)
∆ωgi(k) = kpli∆u
q
gi(k) + ∆nωi(k) (3.54c)
Likewise, VCCi shown in Figure 2.3 can be discretized as
mdi (k + 1) = m
d
i (k) + hkii
(
∆idreffi (k)−∆idfi(k)
)
(3.55a)
mqi (k + 1) = m
q
i (k) + hkii
(
∆iqreffi (k)−∆iqfi(k)
)
(3.55b)
∆ukdrefci (k) = −kpi∆idfi(k) + ω0Lfi∆iqfi(k) + ∆udgfili(k)−mdi (k)
+iqfi0Lfi∆ωgi(k)− kp∆idreffi (k) (3.56a)
∆ukqrefci (k) = −ω0Lfi∆idfi(k)− kpi∆iqfi(k) + ∆uqgfili(k)−mqi (k)
−idfi0Lfi∆ωgi(k)− kpi∆iqreffi (k) (3.56b)
To connect (3.56) with (3.52), the following can be made
∆ukd∗ci (k + 1) = ∆u
dref
ci (k) (3.57a)
∆ukq∗ci (k + 1) = ∆u
qref
ci (k) (3.57b)
∆ω∗gi(k + 1) = ∆ωgi(k) (3.57c)
The DVC is defined by
∆idreffi (k) = kpei
(
∆erefi (k)−∆ei(k)
)
+ nei(k) (3.58a)
nei(k + 1) = nei(k) + hkie
(
∆erefi (k)−∆ei(k)
)
. (3.58b)
and the discretized LPF is
udgfili(k + 1) = u
d
gfili(k) + hαfi
(
udgi(k)− udgfili(k)
)
(3.59a)
uqgfili(k + 1) = u
q
gfili(k) + hαfi
(
uqgi(k)− uqgfili(k)
)
(3.59b)
The current ∆i∗i injected by VSCi is expressed as
∆i∗i (k) =
udci0
ei0
∆idfi(k) +
uqci0
ei0
∆iqfi(k) +
idfi0
ei0
∆ukd∗ci (k) +
iqfi0
ei0
∆ukq∗ci (k) (3.60)
Finally, using (3.52), (3.54), (3.55), (3.56), (3.57),(3.58), (3.59) and (3.60) a discrete time
state space model can be formed as
xi(k + 1) = Akixi(k) + Bkiri(k) + B
e
ki∆ei(k) (3.61)
∆i∗i = Ckixi(k) +Dkiri(k) +D
e
ki∆ei(k) (3.62)
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with xi =
[
[xki ]
T ∆idf ∆i
d
f ∆m
d
i ∆m
q
i ∆nωi ∆θ˜gi ∆nei ∆u
kd∗
ci ∆u
kq∗
ci ∆ω
∗
gi u
d
gfili u
d
gfili
]T
and r = [∆erefi ∆i
qref
fi ] (the argument (k) is dropped for the sake of simplicity). Ak, Bk,
Bek, Ck, Dk and D
e
k can be found by manipulating the above expressions and using tools
such as Matlab R©. Then, the transfer function that defines the dc-side PDA is
− ∆i
∗
i
∆ei
= −∆Pi
∆ei
= −
[
Cki
(
zI−Aki
)−1
Beki
]
(3.63)
where z is the z-transform operator.1 The frequency response of (3.63) is obtained by
making z = ejω.
3.9 Measurement of the dc-side PDA in an EMT model
In order to verify the validity of the mathematical derivation of the dc-side PDA, compar-
isons with measurements in EMT models are performed. In the EMT models, the digital
controller described in the previous section is implemented and the VSC electrical config-
uration is as described in Section 2.1.1. To measure the dc-side PDA, the setup depicted in
Figure 3.15 is implemented in the EMT model. As illustrated in the figure, the reference to
the DVC is set to zero, and a sinusoidal signal is applied to the feedback input, e1. The dc-
side PDA depends on the amount of power injected by VSC1; therefore, a constant signal,
idf10, is added to the VCC input to make VSC1 to inject power. This signal has no impact on
the measured dc-side PDA since, when considering small signal terms, ∆idf10 is zero. The
power injected by VSC1, P1, is measured, and the corresponding sinusoidal component is
obtained through Discrete Fourier Transform. Finally, the VSC dc-side is connected to a
constant dc source in order to speed up the simulation.
Figure 3.15: DC-side PDA measurement setup.
The dc-side PDA is measured for two EMT models. The first one, called ideal EMT model,
is a VSC system, including discretized controllers, where the converter is modelled as
an ideal linear amplifier only, as in Figure 2.8. The second one, called nonideal EMT
model, is a VSC system where a two-level VSC, with switches, is implemented. In both
cases, the ac system SCR is 5, idf10 is +1 pu, there is no ac side capacitor, no LPF, and the
sampling frequency is 4 kHz. The controller is modelled as in Section 3.8 with parameters
as indicated in Table 2.4, and kpe1 = 9.23 and kie1 = 1.23. Measurements are performed for
frequencies from 1 pu to 10 pu, in steps of 1 pu. A comparison between the measurements
and the corresponding theoretical dc-side PDA is shown in Figure 3.16. As expected,
1Do not confuse the z operator with z used previously to denote an arbitrary two component vector.
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Figure 3.16: DC-side PDA measurement for a DVC-VSC with an ac system of SCR = 5, no ac-side
capacitor, no LPF, and idf10 = +1 pu. Theoretical model (gray solid), ideal VSC (black
solid), switching model VSC (black dashed).
the dc-side PDA from the ideal EMT model of the VSC matches very closely with the
theoretical model since they are, in principle, the same. That is, the ideal EMT model
is nonlinear, while the theoretical model is a linearized version of the former. The dc-
side PDA of the nonideal EMT model shows small deviations from the theoretical model.
This is due to the fact that anti-aliasing filters are introduced in the nonideal EMT model.
Moreover, the switching actions do not take place immediately after the controller changes
its output reference. This causes a small delay that also impacts on the dc-side PDA. Other
factors that might cause the observed differences are extra losses in the converter.
Another comparison is now performed considering an SCR = 5, an ac-side capacitor
Cf1 = 0.4 pu, and a LPF with αf1 = 4 pu. The controller is set as mentioned above,
but with the DVC gains set as kpe1 = 1.54 pu and kei1 = 0.31 pu. Similarly to the previous
case, the dc-side PDA is calculated theoretically, and then measured in an ideal EMT and
a nonideal EMT model. Results are shown in Figure 3.17 for the case with idf10 = +1
pu. Again, excellent agreement is observed between the theoretical dc-side PDA and the
ideal EMT model. However, differences can be appreciated with the nonideal EMT model,
especially between the frequencies of 1–2 pu and for frequencies over 6 pu. One more
comparison is made for this same setup is shown in Figure 3.18, but with idf10 = −1 pu.
Again, good agreement is seen between the theoretical and the ideal EMT model, but dif-
ferences are observed with the nonideal EMT model between frequencies of 0.5–2 pu and
for frequencies beyond 6 pu. I should be mentioned that, aside from the reasons for these
differences explained above, the signals obtained from the measurements for this particular
electrical configuration (SCR = 5 and Cf1 = 0.4 pu) contains high levels of harmonics
so post processing filtering is performed. This might also cause differences in the cases
compared.
The comparisons show a very good agreement between the theoretical dc-side PDC and
PDS obtained using (3.63) and through measurements in the corresponding ideal EMT
model. The nonideal EMT model presents some differences, but, they are due to the fact
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Figure 3.17: DC-side PDA measurement for a DVC-VSC with an ac system of SCR = 5, ac-side
capacitor Cf1 = 0.4 pu, LPF with αf1 = 4 pu, and idf10 = +1 pu. Theoretical model
(gray solid), ideal VSC (black solid), switching model VSC (black dashed).
that they reflect additional complexity not considered in the theoretical model. Moreover,
especially in the case where an ac-side capacitor is included, differences are appreciated
in some frequencies. High harmonic levels are observed and this might be causing the
differences. While there are differences, the nonideal EMT model still follows the trend
and it is relatively close to the theoretical ones. The reasons observed, especially at low
frequencies, should be further investigated. Then, from the comparison, it can be concluded
that the dc-side PDA can be measured in an EMT model with a high degree confidence.
The converse is also true, i.e. theoretical models can be used to derived the dc-side PDA,
and then used in stability studies, with verifications performed accordingly.
For more complex control systems, stability analysis can be carried out by measuring the
dc-side PDA, especially for frequencies around the dc-network resonance. The advantage
of obtaining the dc-side PDA of one single VSC, compared to modelling the full point-
to-point VSC-HVDC system to perform stability studies is obvious. On the one hand, to
perform a stability study in a traditional way, several simulations must be carried out, where
all elements, VSCs and transmission lines, are included. On the other hand, it is shown in
this chapter that stability analysis can be performed by obtaining the dc-side PDA and
compare it with frequency response of G0. For measuring the dc-side PDA only one single
VSC needs to be modelled, which avoids the cumbersome task of performing simulations
on a full model of a point-to-point HVDC system. Another advantage is that, even if the
dc-network characteristics are unknown, the dc-side PDC still clearly shows frequencies at
which there is a risk of instability (i.e. when re[F (jω)] < 0). Thus, at the design stage,
modifications can be performed such that the dc-side PDC is “lifted” at certain frequencies
of interest. Moreover, if a mathematical model cannot be derived due to lack of knowledge
of the VSC system, measurement can still be performed in black box models in order to
obtain the VSC dc-side PDA.
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Figure 3.18: DC-side PDA measurement for a DVC-VSC with an ac system of SCR = 5, ac-side
capacitor Cf1 = 0.4 pu, LPF with αf1 = 4 pu, and idf10 = −1 pu. Theoretical model
(gray solid), ideal VSC (black solid), switching model VSC (black dashed).
3.10 Conclusions
In this chapter, the dc-side dynamics of the point-to-point VSC-HVDC system has been
studied using a frequency domain approach. The VSC-HVDC system has been modelled
as a SISO feedback system, in which two subsystems have been defined: the VSC and the
dc-network subsystems. The corresponding transfer functions have been derived and their
passivity properties have been studied. It has been shown that the dc-network subsystem is
an unstable system which can be approximated to a marginally stable system, G0. G0 has
been found to be a passive subsystem, meaning that it is not the source of the instability.
However, the dc-network subsystem presents a resonance which interacted with the VSC
subsystem. The VSC subsystem has been found passive when the VSC that controls the
dc-bus voltage, absorbs power from the dc grid. This means that, when the VSC absorbs
power from the dc side, the system is stable even for high DVC gains. The VSC subsystem
is non passive when the VSC injects current into the dc grid which means that there is a
risk that the dc-network resonance becomes amplified due to the non passive behaviour of
the VSC subsystem.
A VSC dc-side PDA has been also defined in this chapter. It has been shown that in the
unstable cases, the VSC-subsystem presents a negative dc-side PDC at the frequencies of
interest. When the dc-network resonance encounters a negative dc-side PDC, the resonance
can be amplified depending on the size of the negative dc-side PDC. It has been shown that
the following influences the magnitude of a negative dc-side PDC:
1. The amount of active power injected by the VSC into the dc grid. The more power is
injected into the dc grid, the more negative the VSC conductance;
2. The DVC proportional gain. The higher the DVC proportional gain, the more nega-
tive the dc-side PDC;
44
3.10. Conclusions
3. The SCR of the ac system to which the VSC it is connected. The weaker the ac
system, the more negative the dc-side PDC;
4. Control system delays. The higher the delays the more negative the dc-side PDC in
some specific ranges. However, it has been also shown that delays can actually turn
the dc-side PDC positive in the dc-network RF but at the expense of decreasing the
dc-side PDC further at other frequencies;
5. Other DVC strategies. Different ways of implemented droop controllers can have an
impact on the size of the dc-side PDC.
Finally, the analysis has been extended to VSCs driven by discrete time controllers. The-
oretically obtained dc-side PDA has been compared with measurements performed in a
corresponding EMT model. The comparison showed good agreement between both mean-
ing that either a theoretical or a measured dc-side PDA could be used to perform stability
analysis. The analysis of the defined dc-side PDA has been performed for a particular con-
trol system. However, this method is not restricted to the control system assumed in this
chapter. The advantage of measuring the dc-side PDA is that simulation of a fully modelled
point-to-point VSC-HVDC system can be avoided, by performing simulations in one single
VSC to obtain the corresponding dc-side PDA. Moreover, if a theoretical model cannot be
developed due to non availability of information, measurements can be performed in black
box models to obtain the VSC dc-side PDA.
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Chapter 4
Analysis through Nyquist stability
criterion
In Chapter 2, the use of the dc-network characteristics, represented by the transfer function
G0(s), has been only employed to determine the RFs. These RFs are then used to check if
the dc-side PDC is negative at these frequencies, and, if so, it is claimed that there is a risk of
instability. The more negative the dc-side PDC, the greater the risk of instability. However,
a measure of how negative the dc-side PDC should be for the system to be unstable has
not been provided. It is shown in this section that the RP of G0 provides a good measure
of the maximum allowable size of the dc-side PDC such that instability is avoided. Then,
the dc-network resonance characteristics, i.e. RF and RP, are studied for dc link topologies
composed of a combination of dc cables, OHL and dc-side filters. Finally, based on the
analysis performed in this chapter, mitigation measures are suggested. This chapter is
based on the work presented in Papers V and VII.
4.1 Analysis in a VSC connected to a strong ac system
As an example, the point-to-point VSC-HVDC system studied in previous chapters is ana-
lyzed for the case where the VSCs are connected to strong ac sources. Let us start with the
Nyquist plot of G0 (for positive ω), shown in Figure 4.1 for lengths of 25 km, 50 km and
100 km of the earlier studied dc cable (see Table 2.2). The figure shows that, at very low
frequencies, the curve is parallel to the imaginary axis since the dc-network capacitance
is dominant. As the frequency approaches the dc-side RF, the curve describes an encir-
clement, which converges to the origin for very high frequencies. Although not shown in
Figure 4.1, it is important to note that, for the 100 km cable case, the encirclement takes
place for frequencies between 3−5 pu, for 50 km between 5−8 pu, and for 25 km between
8−10 pu. Figure 4.2 shows the Nyquist plots of the VSC subsystem transfer function F (s),
given by (3.38), for positive ω and for three values of P1: 0, +0.5 pu and +1 pu;1 the VSC
is connected to an infinitely strong ac source, with DVC PI gains of 9.23 pu and 1.23 pu, re-
1Remember that a positive P1 means VSC1 injects power into the dc-line
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spectively. For very low frequencies, F is parallel to the imaginary axis due to the integral
term of the DVC; then, the curve describes a circle-like path as the frequency increases.
Finally, for very high frequencies, F lies on the real axis.
Let us consider only F when P1 = +1 pu for analysis purposes. Segments of F corre-
sponding to every cable RF (25 km, 50 km and 100 km) are highlighted in Figure 4.2. As
can be seen from the figure, F does not vary largely around the respective RFs. This allows
us to approximate G0 and F around the RF as
G0(jγ) = g0∠θ0 + g0c(γ)∠θ(γ) (4.1)
F (jγ) = f0∠φ0 (4.2)
where γ represents the set of frequencies that are around the dc-side RF. In this case, g0∠θ0
is the center of the encirclement and g0c(γ)∠θ(γ) is the encirclement defined by the re-
sonance characteristic with “radius” g0c(γ). F (jγ) is approximated as a constant vector
f0∠φ0. Therefore, the open-loop frequency response, around the RF, is approximately
F (jγ)G0(jγ) = f0g0∠(θ0 + φ0) + f0g0c(γ)∠(θ(γ) + φ0). (4.3)
Equation (4.3) shows that the center of the circle defined by G0 is displaced to f0g0∠(θ0 +
φ0) and the radius is increased by f0. For 90o < φ0 < 270o (i.e. re[F (jω) < 0]) the
circle defined by G0(jγ) displaces to the second and third quadrant, which means that
FG0 crosses the negative real axis point in a clockwise direction. If either f0 or g0c(γ)
are large enough, FG0 can enclose the point −1, meaning that the system is unstable. The
displacement and increase of the resonance characteristic are observed in Figure 4.3, where
the Nyquist plot of FG0 shows that the circle radius from G0 has been amplified around 10
times. This amplification corresponds approximately to the value of F at those frequencies
(see Figure 4.2). Figure 4.3 demonstrates that, for a cable of 50 km, the system is unstable
for VSC1 injecting 1 pu power, which confirms the instability shown in Figure 2.5(a).
Observe also that the size of FG0 depends on the size of the dc-side RP, which means that,
it is not only a negative dc-side PDC, which makes the system prone to instability, but also
the magnitude of the dc-side RP.
In previous sections it has been concluded that a negative dc-side PDC represents a risk of
instability and that the risk is higher if this dc-side PDC is more negative. With the analysis
provided in this section, it can be seen that the corresponding dc-side RP represents a limit
of how negative the dc-side PDC can be. That is, if the dc-side RP is large, the size of the
dc-side PDC has to be small for the system to remain stable, and vice-versa. This is further
clarified in the next section.
4.2 Impact of the dc-network resonance peak
From Figures 4.1 and 4.2, the worst case would be that at the RF, ωr, the angle φ0 from
(4.2) is 180o, then F (jωr) = −f0. Moreover, in a worst case scenario G0(jωr) = Zpeak∠0o.
Then, F (jωr)G0(jωr) would cross the real axis at −f0Zpeak. Making f0 = |F (jγ)|max1
1|F (jγ)|max is the maximum value of F (jω) for frequencies around the resonance, i.e. γ.
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Figure 4.1: Nyquist plots of G0 for cable lengths of 25 km, 50 km and 100 km.
and considering Nyquist stability criterion, a conservative approach to quantify |F | can be
proposed in order to avoid instability. Around the RF, F should fulfill
|F (jγ)|max < 1
Zpeak
(4.4)
where Zpeak is the RP of the impedance seen from the point where the VSC is connected.
For the particular control system described in Section 2.1.2, and considering that VSC1 is
connected to a strong ac source, it can be shown that the closed loop system is stable if
α1|idf10|Lf1kpe1
e10
<
1
Zpeak
(4.5)
Then, (4.5) shows that, for a given VSC subsystem, the system stability is determined by
the size of Zpeak. Therefore, it is of interest to study the impact on the dc-side RP of other
dc-transmission, such as OHL and dc side filters. Moreover, distributed parameter models
have other resonance characteristics compared to the Π-section models studied so far. All
these aspects are studied in the following section.
4.3 Impact of the dc-network configuration on G0
The data assumed to model geometrically a dc cable is based on typical values for ac cables
such as in [50]. The inner layer is assumed to be aluminum conductor with a resistivity
of 39.12 nΩ×m and cross section area of 2000 mm2 (corresponding to an ampacity of 1
kA). The second layer is an insulator, assumed to be XLPE, with relative permittivity and
permeability of 2.5 and 1, respectively and with a thickness of 24 mm (corresponding to a
300 kV insulation). The third layer is assumed to be a metallic shield with a resistivity of
18.6 nΩ×m. The last layer is assumed to be an insulating cover, with relative permittivity
and permeability of 2.3 and 1, respectively. Other assumed distances and thicknesses are
as depicted in Figure 4.4 (left).
49
Chapter 4. Analysis through Nyquist stability criterion
Figure 4.2: Nyquist plots of F for P1 = 0, +0.5 pu and +1 pu. Gray curves show F for SCRs of 5
and 10 and for P = +1 pu.
The geometric configuration of the studied OHL (shown in Figure 4.4(right)) is based also
on typical distances of ac system OHL of comparable voltage ratings such as in [51]. The
assumed ground wire, G, has a dc resistance of 2.86 Ω/km, a radius of 5.5 mm and sag of
5 m. Conductors C1 and C2 have are assumed to be of Chukar type with dc resistance of
0.0326 Ω/km, a radius of 16.3 mm, and a sag of 10 m. Moreover, C1 and C2 are assumed
to be composed of two bundled conductors separated by 0.6 m. For the sake of comparison,
lumped parameters at 50 Hz for both, the cable and the OHL, are summarized in Table 4.1.
From the table, the main observation is that the OHL inductance is considerably higher
than the dc-cable one. Since the VSC capacitors are included in the model, lower RFs are
expected for OHL.
Table 4.1: Cable and OHL lumped parameters
Parameter per length Value (dc-cable) Value (OHL)
Pole-to-earth capacitance 0.21 µF/km 4.59 nF/km
Pole-to-pole capacitance 0 0.86 nF/km
Self inductance 0.19 mH/km 1.82 mH/km
Mutual inductance neglected 0.90 mH/km
Resistance 0.038 Ω/km 0.087 Ω/km
4.3.1 Comparison of transmission line models
In previous works [18, 30, 52], system stability has been studied considering Π-section
models for dc-cables. However, line parameters, such as resistances and inductances, are
frequency dependent. Thus, it is important to carry out a comparison of the resonance
characteristics between lumped and distributed-parameter models of TLs. Impedance fre-
quency scan is performed at the point where VSC1 is connected, as depicted in Figure
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Figure 4.3: Nyquist plots of FG0 for P1 = +1 pu.
Figure 4.4: Geometric configuration of a dc cable (left) and OHL (right).
4.5. Note that, as shown in the figure, VSC capacitors are included in the measurements.
Measurements are performed for line lengths of 25, 50, 75 and 100 km. Three TL models
are tested: a distributed-parameter model (frequency dependent -phase- model as described
in [53]), a one Π-section model, two Π-section model. The two Π-section model is con-
sidered in order to check the impact of adding more resonant components into the model.
It should be mentioned that more resonances appear in a cable (or OHL) when considering
more accurate models, but only the resonance with the highest dc-side RP is considered in
the upcoming figures.
Results concerning the comparison of the dc-cable models are shown in Figure 4.6. It can
be seen that the dc-side RF of the distributed parameter model is higher compared to the
Π-section models. This means that the resonance of both type of models will coincide with
different values of the dc-side PDC so different reactions from the HVDC system are also
expected. Another observation is that the dc-side RP of the distributed parameter model
is considerably lower than the one of the Π-section models. This means that the risk of
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instability is much lower when distributed parameter models are considered in the analysis.
Figure 4.5: Setup for impedance frequency scan
Regarding the OHL, it can be seen from Figure 4.6 that the dc-side RF of the compared
models are very close among each other. On the other hand, similarly to the cable, the dc-
side RP of the OHL distributed parameter model is considerably lower than the Π-section
models. Another aspect to highlight is that the dc-side RF of OHL is lower compared to the
cable one and that the dc-side RP is considerable higher. While it is true that for low fre-
quencies re[F (jω)] is less negative and even positive in most of the cases, the considerable
size of the dc-side RP still increases the risk of instability, especially if VSCs connected to
weaker ac systems, control system delays and ac side capacitors are considered.
From this analysis, we can conclude that the use of Π-section models for stability studies
leads to pessimistic scenarios compared to distributed parameter models. This is because
the dc-side RP considerably lower when considering the frequency dependency of the TL
parameters. This means that, if a certain stability limit is found in studies that consider Π-
section models, it is very likely that this limit is much higher when considering distributed-
parameter models. Thus, the use of distribute parameter is recommended in order to obtain
more realistic results. Furthermore, the results show that the dc-side RPs of the OHLs are
considerably higher than the dc-cable ones, which means that OHLs can impose a greater
instability risk compared to dc cables.
4.3.2 Combination of dc-cable and OHL
In this case, the resonance characteristic is studied for a dc-transmission link composed by
a combination of a dc-cable and an OHL which are implemented as distributed parameter
models. The full length of the dc-transmission link is assumed to be 100 km. The compo-
sition cable−OHL is varied such that the OHL section is 0%, 25%, 50%, 75% and 100%
of the total length. Two cases are studied: 1) Impedance measurement when the dc-cable
section is right in front of the VSC1. 2) Impedance measurement when the OHL section is
in front of VSC1. Results from both cases are plotted in Figure 4.7 for the sake of compari-
son. It can be seen from the figure that the dc-side RF is the same regardless of the relative
position between the cable and OHL. However, the figure also shows that the dc-side RP
is higher when the OHL-section is closer to VSC1 increasing the risk of instability in this
case. From the figure, a 10 km OHL section installed in front of VSC1 results in a dc-side
RF of approximately 5 pu and a dc-side RP of 0.25 pu, which, according to Figure 3.5, lies
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Figure 4.6: DC cable (upper) and OHL (bottom) RF (left) and RP (right). Comparison between be-
tween a distributed parameter (solid), one Π-section (dotted) and two Π-section (dashed)
models.
25 50 75 100
2
3
4
5
6
OHL length [%]
R
es
.F
re
q.
[p
u]
25 50 75 100
0.2
0.4
0.6
0.8
1
OHL length [%]
R
es
.p
ea
k
[p
u]
Figure 4.7: RF (left) and RP (right) for a 100 km transmission link composed of an OHL in series
with a dc-cable. Case 1 (solid), dc-cable close to VSC1. Case 2 (dotted), OHL close to
VSC1.
within a risky region in re[F (jω)].
4.3.3 Impact of dc-side filter
The filter setup assumed in this section is based on the one described in [37]. As shown
in Figure 4.8, the filter is composed of a smoothing reactor (with a resistance of 0.1 Ω
and inductance of 5 mH), a third-harmonic filter (tuned to 150 Hz, quality factor of 5, and
20 MVAr at 50 Hz), and a high frequency filter (tuned to 1950 Hz, quality factor of 5,
and 20 MVAr at 50 Hz). Impedances are measured for different lengths of a dc cable and
OHL (separately) with dc-side filters connected at both ends. The results are summarized
in Figure 4.9 and they can be compared to Figure 4.6, where the resonance characteristics
of the cable and OHL without filters are presented. By comparing the two figures, it can
be seen that, for the dc-cable case, the impact of the considered dc filter is to decrease the
dc-side RF while increasing the dc-side RP. Regarding the OHL case, the impact of the dc
filter on the dc-side RF is negligible; however, it increases the dc-side RP. Therefore, in
both cases, introducing dc filters increases the dc-side RP, which represents an increase on
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Figure 4.8: Impedance frequency scan including DC-filters.
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Figure 4.9: RF (left) and RP (right) for a dc cable (solid) and an OHL (dotted) of different lengths,
considering a dc-side filter.
the instability risk.
4.4 Mitigation measures and simulations
The analysis performed so far shows that instability is determined by the amount of power
transfer, the controller design, the ac system characteristics and the dc-network resonance
characteristics. Then, actions to take in order to avoid instability are
1. Limit the size of |F (jω)| around the RF such that (4.4) is fultilled. This can be
achieved by decreasing the DVC gains and also by adding LPF or notch filters to
pre-process the voltage ei. However, decreasing the size of |F (jω)| might lead to
undesired dynamic performance for large signal disturbances;
2. Limit the amount of power transfer. When instability takes place, one “online” solu-
tion can be to decrease the power injected by the DVC-VSC;
3. Decrease the dc-side RP, Zpeak. This can be achieved by installing a physical filter
tuned to the RF at the dc bus to which the VSC is connected. However, this solution
implies an extra cost and losses to the system. Moreover, the filter can be ineffective
if upgrades in the dc-link changes the resonance characteristics.
Now, the usefulness of the stability condition (4.4) is demonstrated in this section through
time-domain simulations. The system under study is depicted in Figure 4.10. The VSCs
are assumed to be connected to weak ac grids with SCRs of 3 and no ac-side capacitors.
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DC-side filters are the same as the ones studied in Section 4.3. The dc-transmission link is
composed by 10 km of OHL and 90 km of dc-cable both modeled as distributed parameter
with the geometric configurations shown in Figure 4.4. Moreover, VSCs are modeled as
two-level converters with switching models. VCC and PLL gains are set as specified in
Table 2.4. Furthermore, in this case, DVC gains kpe and kie are decreased to less aggressive
values: kpe = 2.31 pu and kie = 0.31 pu.
VSC2VSC1 Cable
90 km
F
il
te
r
OHL
10 km
F
il
te
r
Figure 4.10: VSC-HVDC system under study in Section 4.4.
Power is increased from VSC1 to VSC2 at a rate of 0.5 pu/s. VSC1 dc-bus voltage and
power are shown in Figure 4.11. It can be seen that instability occurs when reaching 1 pu
power. Voltage e1 is zoomed in Figure 4.12 and it can be seen that the RF is around 210
Hz (4.2 pu). Moreover, the resonance characteristic of the transmission link is plotted on
Figure 4.13 and it can be seen that the dominant RF is 3.88 pu, which is in the order of the
frequency shown in Figure 4.12. According to the criterion stated in (4.4), |F (jω)| should
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Figure 4.11: Simulation of a power increase from VSC1 to VSC2 in the system from Figure 4.10.
VSC1 voltage and power.
be less than 1/Zpeak = 3.47 pu. F is obtained for weak ac grids according to (3.19) and
its magnitude and real part are shown in Figure 4.13. The figure shows that around the RF,
|F (jω)| is 4.38 pu, which is greater than 1/Zpeak. One solution to the instability is sketched
in Figure 4.14 where a notch filter with the transfer function
Hn(s) =
s2 + 21ωfs+ ω
2
f
s2 + 22ωfs+ ω2f
(4.6)
is added so that voltage e1 is filtered at the RF. Since the reference eref1 is constant, the
transfer function of the VSC subsystem is in the end
F ′(s) = F (s)Hn(s). (4.7)
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The RF is about 4 pu, so, the notch filter is tuned to a frequency of 4 pu. At a frequency of
4 pu the following should be fulfilled
4.38Hn(j4) < 3.47 (4.8)
meaning that 1/2 < 0.8. Then, 1 and 2 can be set as 0.1 and 0.13 respectively. The
magnitudes of F and F ′ are also shown in Figure 4.13 and it can be seen that, around 4
pu the magnitude of F ′(jω) decreases to 3.42, which is slightly below 3.47 pu, fulfilling
(4.4). Figure 4.13 also shows that the magnitude of F ′(jω), with 1 = 0.1 and 2 = 0.3,
decreases further the depth of the notch. While in this case a much smaller |F ′(jω)| is
obtained, the real parts of F and F ′, plotted in Figure 4.13, show that re[F ′(jω)] decreases
considerably at lower frequencies, increasing the risk of instability at these frequencies.
Then, the parameters of the notch filter are selected as ωf = 4 pu, 1 = 0.1 and 2 = 0.13.
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Figure 4.12: Detailed e1 from Figure 4.11.The oscillation period is 4.7 ms (RF of 210 Hz or 4.2 pu).
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Figure 4.14: Equivalent VSC-HVDC system including a notch filter H(s).
The simulation is repeated with the notch filter implemented and the results are shown in
Figure 4.15. As predicted in the analysis, it can be seen that the system becomes stable
with the notch filter implemented.
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Figure 4.15: Simulation of a power increase from VSC1 to VSC2 in the system from Figure 4.10
with the notch filter implemented in VSC1. VSC1 voltage and power.
4.5 Conclusion
The analysis performed in this chapter has shown that it is not only negative dc-side PDC
that causes instability but also high RPs. Therefore, the impact of different topologies on
the dc-network resonance characteristic has been investigated in this chapter. The following
has been found:
1. Assuming lumped parameters models for the TL led to pessimistic results. This is
due to the fact that lumped models tend to overestimate the dc-side RP of the TL;
2. Including OHL in the dc-network configuration leads to a dc-side RP increase. This
means a greater risk for the system stability, even if these dc-side RPs occur at lower
dc-side RFs;
3. Including dc-side filters in the dc-network also leads to a dc-side RP increase.
Finally, a conservative stability condition has been presented. This condition provides a
measure of the maximum size od the dc-side PDA. The following is suggested to improve
stability:
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1. Decrease the magnitude of the dc-side PDA to less than the inverse of the dc-side
RP, if the dc-side PDC is negative at a certain RF. This can be achieved through
pre-processing the dc-bus voltage feedback through a notch filter or a low pass filter.
Another option is to decrease the gains of the DVC. However, these measures can
turn the DVC-VSC slow to large signal disturbances.
2. Limit to amount of power transfer. This can be an online solution if a dc-network
resonance related instability is triggered inadvertently.
3. Decrease the dc-side RP by introducing physical filters at the VSC’s dc side. Howe-
ver, this introduces an extra cost to the system and can be ineffective if the dc-network
configuration changes.
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Stability analysis in MTDC systems:
Theoretical background
In the previous chapters, conditions where instabilities originated from dc-network reso-
nances take place have been investigated in a point-to-point HVDC system. It can be ar-
gued, however, that these instabilities are not so critical in these kind of systems due to the
fact that the dc-network configuration is rather fixed. So, once a problem is identified and
solved, it is less likely that it takes place again. This is not the case in more complex sys-
tems such as MTDC, where the dc-network configuration is more variable. Understanding
the causes of instability is more relevant in MTDC systems since, for example, taking out of
service any cable or OHL from the dc-network change its resonance characteristic. In this
regard, a method to study instabilities originated from dc-network resonances in MTDC
systems is presented in this chapter. Similarly to the method presented for a point-to-point
HVDC system, the method consists of dividing the MTDC system into subsystems. One
of the systems is the dc-network, which is composed by cables and OHLs, and the other
subsystems are each VSC connected to the dc-network. With the subsystems as defined in
this chapter, it is clearly shown what the contribution of each VSC to instability is and the
way they interact in resonance cases. This chapter is based on Paper VIII.
5.1 Multivariable representation of MTDC systems
A sketch of an MTDC system is shown in Figure 5.1, where “n” converters, VSC1, VSC2,
. . . , VSCn are interconnected through a dc network. In this system, some VSCs are set as
DVC-VSCs, while the remaining VSCs are set PC-VSCs. The controlled system is the dc
network, whose inputs are the currents injected by the VSCs, i = [i1 i2 . . . in]T and outputs
are the voltages e = [e1 e2 . . . en]T, as shown in Figure 5.1. Therefore, the dc network can
be modeled as
e(s) = Z(s)i(s) (5.1)
where Z(s) is the dc-network transfer matrix with elements {zij(s)}. Note that Z(s) is, in
practice, the dc-network impedance matrix. Considering (2.5), the current injected by the
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i-th VSC can be linearized as
∆ii = ∆i
∗
i −Gi0∆ei, (5.2)
with ∆i∗i = ∆Pi/ei0 and Gi0 = Pi0/e
2
i0.
Figure 5.1: Sketch of a multi-terminal HVDC system.
Assume also that the VSCs are driven by the controllers described in Section 2.1.2. Thus,
the controller inputs of a DVC-VSC are erefi and i
qref
fi , while the controller inputs of a PC-
VSC are idreffi and i
qref
fi . If all references i
qref
fi are assumed constant, the currents injected by
VSCi to the dc network can be expressed as
∆ii = −Gi0∆ei + Fpi(s)∆P refi (5.3)
for PC-VSCs and
∆ii = −(Gi0 + Fei)∆ei + Fei∆erefi (5.4)
for DVC-VSCs. Fpi is the transfer function from ∆P refi to ∆i
∗
i and Fei is the transfer
function from ∆erefi to ∆i
∗
i .
1 Then, the MTDC system can be represented as the Multiple-
Input Multiple-Output (MIMO) system depicted in Figure 5.2. Using (5.1) (expressed in
small signal terms) (5.3) and (5.4), the close-loop transfer matrix of the system is
∆e = [I+ ZY]−1Fr∆r (5.5)
where the Laplace variable “s” has been dropped for the ease of notation. Y is a diagonal
matrix whose diagonal elements are
yi =
{
Gi0 + Fei if VSCi is a DVC-VSC
Gi0 if VSCi is a PC-VSC
(5.6)
Likewise, Fr is a diagonal matrix with diagonal elements
Fri =
{
Fei if VSCi is a DVC-VSC
Fpi if VSCi is a PC-VSC
(5.7)
1Observe that Fei is the same as the transfer function F defined in the previous chapters.
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System (5.5) is stable if Fr is stable (i.e. each Fpi and Fej are stable) and if the zeros of
S = det(I+ ZY) (5.8)
are in the LHP. Expression (5.8) indicates that the dc-network dynamics is determined
by the dc-network characteristics (Z), the loading of the system (Gi0), and the dynamic
characteristics of the DVC-VSCs (Fei). In addition, PC-VSCs (Fpi) are not contained in
(5.8), hence, they have no impact on the dc-network stability. This agrees with the claim
made in Section 2.3.1 and also in [36, 54], which states that PC-VSCs have no impact on
dc-network resonance related dynamics.
Figure 5.2: MIMO representation of a MTDC system.
5.2 Stability analysis of MTDC systems
According to Nyquist stability criterion, the number of RHP poles of (5.5), i.e. unstable
poles, is equal the number of clockwise encirclements of S around the origin [55], if both Z
and Y are stable. This is true in this case since Z is the dc-network impedance matrix, then
stable,1 Matrix Y is stable since Gi0 is constant, and Fei, if properly designed, is stable.
Then, according to [56], det(I+ ZY) can be written as
det(I+ ZY) = det(I) + det(ZY) +
n−1∑
i=1
Γin(ZY/I
i) (5.9)
where Γin(ZY/I
i) is defined as the sum of determinants, where in each matrix the i rows of
[ZY] are substituted by the corresponding rows of I. For example, for a 3 terminal system,
(5.8) becomes
S = det(I) + Γ23(ZY/I2) + Γ13(ZY/I1) + det(Z)det(Y).
According to the definition stated above
Γ23(ZY/I
2)=det
 1 0 00 1 0
z31y1 z32y2 z33y3
+det
z11y1 z12y2 z13y30 1 0
0 0 1
+ det
 1 0 0z21y1 z22y2 z23y3
0 0 1
 (5.10)
Γ13(ZY/I
1)=det
 1 0 0z21y1 z22y2 z23y3
z31y1 z32y2 z33y3
+det
z11y1 z12y2 z13y30 1 0
z31y1 z32y2 z33y3
+ det
z11y1 z12y2 z13y3z21y1 z22y2 z23y3
0 0 1
 (5.11)
1Except for a pole in the origin coming from shunt capacitances; in such a case, the Nyquist path is
indented around the origin to avoid including this pole into the RHP area.
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from where
Γ23(ZY/I
2) = z11y1 + z22y2 + z33y3 (5.12)
Γ13(ZY/I
1) = γ12y1y2 + γ13y1y3 + γ23y2y3 (5.13)
with γij = det
[
zii zij
zji zjj
]
for i 6= j
In a similar fashion, since a four terminal HVDC system is studied later, it can be shown
that S in that case is
S = 1 + z11y1 + z22y2 + z33y3 + z44y4+
γ12y1y2 + γ13y1y3 + γ14y1y4 + γ23y2y3 + γ24y2y4 + γ34y3y4+
γ123y1y2y3 + γ124y1y2y4 + γ134y1y3y4 + γ234y2y3y4+
det(Z)y1y2y3y4 (5.14)
with γijk = det
zii zij zikzji zjj zjk
zki zkj zkk
 for i < j < k
Using (5.9), and defining T = S − 1, in general
T =
n∑
i=1
ziiyi +
n−1∑
i=2
Γ(i)(ZY) + det(Z)
n∏
i=1
yi (5.15)
where, in this case, Γ(i) denotes the sum of the determinants of all possible i × i different
submatrices along the diagonal of [ZY]. For example, considering the above expressions
for [ZY] of 4× 4 size, Γ(2)(ZY) = γ12y1y2 + γ13y1y3 + γ14y1y4 + γ23y2y3 + γ24y2y4 + γ34y3y4 ,
Γ(3)(ZY) = γ123y1y2y3 + γ124y1y2y4 + γ134y1y3y4 + γ234y2y3y4 . In this thesis, all zii, γij , γijk,
. . . , det[Z] are called Z-terms. In the same fashion, all yi are called Y-terms. From now
on, stability is assessed using T . This means that, an MTDC system is stable if T does
not clockwise encircle the point −1. The properties of the Z-terms are investigated in a
four-terminal HVDC system, which is described next.
5.3 Description of a four-terminal HVDC system
In this chapter, resonance-related instabilities in MTDC systems are studied in the radial
four-terminal VSC-HVDC system shown in Figure 5.3. In this system, the five TLs are
varied between cables or OHLs as indicated in Table 5.1. The geometrical configurations
of the cable and OHL used in this study are as indicated previously in Figure 4.4. The
power rating of each VSC is 600 MVA and the dc-network nominal voltage is ±300 kV.
Moreover, the electrical configuration and control system of each VSC are as considered in
Sections 2.1.1 and 2.1.2. The VSCs electrical parameter are as specified in Table 2.3 and
the controller parameters are as presented in Table 2.4. The ac system impedances are set
as Rsi = 0.025 pu and Lsi = 0.25 pu for a SCR of 4, and Rsi = 0.02 pu and Lsi = 0.2 pu
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for an SCR of 5. These two values of SCRs are chosen to demonstrate that, although the ac
system is strong, still small variations in the ac system strength can have complete different
impact on the dc-network stability (as will be shown in Section 5.6). A LPF is included in
all VSCs with a closed-loop bandwidth of 4 pu. The DVC PI gains are set as 1.54 pu and
0.31 pu, respectively, such that the bandwidth of the closed-loop DVC is 0.4 pu and also
an ac-side capacitor with a capacitance of 0.4 pu. The VSC controllers are implemented in
discrete time with a sampling frequency of 4 kHz. As control strategy, it is assumed that
only VSC1 is in DVC mode, while the other VSC are in PC mode. For the analysis, (5.14)
is used since it corresponds to a four-terminal HVDC system. Distributed-parameter TL
models are used in order to obtain more realistic results. Then, a procedure to derive Z,
and hence the Z-terms is presented next.
Figure 5.3: Four-terminal VSC-HVDC system studied in this chapter.
Table 5.1: DC network configurations
Cases L1 L2 L3 L4 L5
Configuration 1 OHL OHL Cable OHL OHL
Configuration 2 Cable Cable OHL Cable Cable
Figure 5.4: Lumped equivalent Π of a distributed-parameter TL model.
5.4 The impedance matrix, Z
The derivation of the dc-network impedance matrix, Z, is based on the possibility of repre-
senting a distributed-parameter TL model as a lumped-parameter Π equivalent (DPLE-Π)
“insofar terminal characteristics are concerned [57].” The DPLE-Π model is shown in
Figure 5.4, where ZC is the TL characteristic impedance and ΓH is the propagation func-
tion. In our case, both, ZC and ΓH, are frequency-dependent 2×2 matrices with complex
elements. Hence Z ′ and Y ′/2 are also 2×2 matrices and this represents the relationship
between positive and negative poles. Since the positive and negative poles are symmetri-
cal, the order of Z ′ and Y ′/2 can be further decreased to 1×1. ZC and ΓH as functions of
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frequency can be obtained using computational tools such as the line constants program of
PSCADTM. The dc-network admittance matrix is built from the DPLE-Π model derived
for each TL, including the admittances of the VSC capacitors, jωCvsci. Finally, Z is found
as the inverse of the admittance matrix for each frequency.
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Figure 5.5: Z-terms of the studied MTDC system. Curves are black solid: z11, γ12, γ123, det[Z];
black dashed: z22, γ13, γ124; black dotted: γ14, gray solid: z33, γ23, γ134; gray dashed:
z44, γ24, γ234; gray dotted: γ34.
Nyquist plots of all Z-terms for ω > 0 are shown in Figure 5.5 for network configuration
1 (see Table 5.1). The figure shows for the zii-terms that, at low ω the curves are parallel
to the imaginary axis and then, they describe an encirclement as ω approaches the RF.1
For large ω, the curves converge to the origin. Note that there are several RFs, which can
be seen in the zii-terms in Figure 5.5 in the form of small circles. In this particular case,
the greatest encirclements described by z11 = z22 takes place around the RF of ωr1 = 1.47
pu, while the main encirclements of z33 and z44 occur at ωr2 = 1.71 pu. Moreover, these
encirclements are approximately oriented to the positive real axis. The other Z-terms also
1This is very similar to the nyquist plot of G0 shown in Figure 4.1. This is due to the fact that zii are
actually the impedances seen from the dc-buses to where the VSCs are connected.
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describe encirclements at the RFs stated above with different magnitudes and orientations.
For instance, γij-terms show two superimposed encirclements that take place at the RFs of
ωr1 and ω
r
2. Their orientation varies for ω
r
1 and ω
r
2, and also their “diameters”.
The Nyquist plots presented in this section show that theZ-terms can describe encirclement-
like plots. Thus, the Z-terms can be defined as vectors, as explained in the next section.
5.5 Z-terms defined as encirclements
As argued in the previous section, the Z-term encirclements can be defined by their diame-
ters (magnitudes), angle orientation, and frequencies. Therefore, in this thesis, the Z-terms
are represented by vectors (for each RF), whose angle defines the encirclement orientation,
whose magnitude represents the encirclement diameter. The superscript (·)cr is used1 to
denote these vectors. These vectors can be multiplied by complex numbers and added up,
and the resultant is another vector with an associated encirclement. For example, let us
consider the following two encirclements
zcr11 = z
pk
11∠φ11 and zcr22 = zpk22∠φ22 (5.16)
which, if considered as perfect circles, can be represented parametrically as
zcr11 = z
pk
11 e
−jφ11
(
1− e−jθ
2
)
(5.17a)
zcr22 = z
pk
22 e
−jφ22
(
1− e−jθ
2
)
(5.17b)
with 0 ≤ θ ≤ 2pi. Now, let us consider the following vector sum, azcr11 + bzcr22, where a and
b are arbitrary complex numbers. Expressed parametrically should lead to
azcr11 + bz
cr
22 =
(
azpk11 e
−jφ11 + bzpk22 e
−jφ22
)(1− e−jθ
2
)
(5.18)
comparing (5.18) with (5.16) and (5.17), (5.18) can be expressed in vector form as
azcr11 + bz
cr
22 = az
pk
11∠φ11 + bzpk22∠φ22 (5.19)
which shows that the resulting vector is also an encirclement, whose new magnitude is
|azpk11∠φ11 + bzpk22∠φ22| and new angle ∠(azpk11∠φ11 + bzpk22∠φ22). A graphical example is
shown in Figure 5.6, where T cr is defined as
T cr = a1zcr11 + a2zcr22 + a0det(Z)cr (5.20)
with zcr11 and z
cr
22 with an angle of 0
o and det(Z) with an angle of 90o. Moreover, a1 = −0.5,
a2 = −0.5 and a0 = 1. In this example, the more negative a1 and a2, the more likely that
T crosses the point −1 pu. Moreover, if a0 has angle of −90o it will also contribute
1Since there are several RFs, numbers are added to this superscript. For example zcr111 , means that this
encirclement corresponds to the first RF.
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negatively to the system stability. In the general case described by (5.15), each Z-term
(e.g. zii, γij , γijk, etc) describes encirclements and their directions are changed by their
associated Y-terms (e.g. yi, yiyj , yiyj , yiyjyk, etc). Finally, the sum of all encirclements
yields the resultant T , which might enclose the point −1. Thus, the Z-terms, defined as
encirclements with angles and directions, provides useful information on how the VSC
dynamics (respresented by the Y-terms) influence in the system stability.
Figure 5.6: Vector representation zcir11 (gray), z
cir
22 (black) and det(Z)
cir (light gray). T (dashed) is
for a1 = −0.5, a2 = −0.5 and a0 = 1.
5.6 Frequency characteristics of yi
Figure 5.7 shows the frequency response of y1 for a DVC-VSC for different powers and
SCRs and considering the electrical components and controller parameters stated earlier
in this section. This is obtained following the procedure presented in Section 3.8, but
considering now that yi = Gi0 + Fei. In practice, yi presents the similar characteristics of
Fei (which is the VSC subsystem transfer function defined in Chapter 3), due to the fact that
Gi0 is constant and frequency independent. This means that, compared to re[Fei], re[yi] is
slightly shifted upwards or downwards depending on the sign of Gi0 (i.e. power direction)
Through the study of F presented in Chapter 3, it can be inferred that for P10 < 0, re[y1] >
0 for low frequency ranges, since usually re[Fei] > 0 at low frequencies. Moreover, for
P10 ≥ 0, re[y1] < 0 in some specific low frequency intervals. For instance, for SCR = 5
and P10 = 1 pu, re[y1] < 0 for frequencies between 1.53− 2.13 pu, while for SCR = 4 and
P10 = 1 pu, the frequency range is between 1.31 − 1.79 pu. Then, according to Figure 5.7,
with regards to the encirclement z11, there is a risk of instability if P10 = 1 pu and SCR
= 4 since re[y1] = −2 pu for ωr1 = 1.47 pu. In the case of y2, y3 and y4 (for PC-VSCs),
their respective yi-term is given by Gi0, which, assuming ei0 ≈ 1, can be approximated as
Gi0 = Pi0. For example, with respect to zcr22, there is a risk of instability if P20 = −1 pu
(i.e. y2 ≈ −1).
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Figure 5.7: Real (upper) and imaginary (bottom) parts of y1 = G10 + Fe1, with SCR = 5 (left) and
SCR = 4 (right). Curves are given for P10 = +1 pu (gray solid), P10 = +0.5 pu (gray
dashed), P10 = 0 pu (black dotted), P10 = −0.5 (black dashed) pu and P10 = −1 pu
(black solid).
5.7 Resonance characteristics, configuration 1
For the dc-network configuration 1, the magnitudes and angles of the three most dominant
resonances are shown in Table 5.2. Figure 5.5 shows that for, z11, z22, z33 and z44, the values
shown in Table 5.2 are good encirclement representations. The same is true for γ13, γ14,
γ23, γ24, γ34, also for all γijk and det[Z]. However, γ12 is more complex to be represented
as a circle, as the shape of the encirclements corresponding to the two different RFs are
not clearly distinguishable as in the other γij . In this case, γ12 can be represented with two
circles, as shown in Figures 5.5, where one circle is represented by the vector 1.35∠22.2o
and the other by the vector 1.99∠ − 53o. Table 5.2 shows that for the first RF, ωr1 = 1.47
pu, the most dominant encirclements are zcr111 , z
cr1
22 and γ
cr1
12 . If only the dominant Z-terms
are considered, then, for the first RF, T can be approximated as
T cr1 = zcr111 (y1 + y2) + γcr112 y1y2 (5.21)
where it has been considered that zcr111 = z
cr1
22 . For ω
r
2 = 1.71 pu, the most dominant
encirclements are zcr211 , z
cr2
22 , z
cr2
33 and z
cr2
44 , and all γ
cr2
ij , except γ
cr2
12 . It can be seen that the
γcr2ij -terms have approximately the same magnitude and angle, so they can be approximated
to the average value γcr2av = 0.8∠-82o for the sake of simplicity. Other Z-related terms can
be neglected since they are small compared to zcr2ii , γ
cr2
av . In such a case, for the second RF,
T can be approximated to
T cr2 = zcr211 (y1 + y2) + zcr233 y3 + zcr244 y4+ (5.22)
γcr2av [(y1 + y2)(y3 + y4) + y3y4]
where it has been considered that zcr211 = z
cr2
22 . Let us call T (zcrii ) = zcrii yi, the resulting
encirclement related to the zii-term, and T (γcrij ) = γcrij yiyj , and so on. Finally, for the RF of
3.22 pu, the Z-related terms are considerably smaller, hence, their impact is not considered.
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Table 5.2: Encirclements mag. (| · | [pu]) and angles (∠· [o]) for configuration 1
freq. [pu] 1.47 1.71 3.22
zcr11 = z
cr
22 1.87∠-8 0.52∠-78 0.15∠-73
zcr33 0.23∠36 1.63∠-2 0.19∠-63
zcr44 0.29∠5 1.43∠-8 0.17∠-69
γcr12 1.99∠-53 0.23∠-155 0.02∠-152
γcr13 = γ
cr
23 0.45∠32 0.83∠-81 0.03∠-145
γcr14 = γ
cr
24 0.54∠22 0.75∠-85 0.02∠-149
γcr34 0.33∠22 0.85∠-78 0.03∠-145
γcr123 0.40∠12 0.35∠-160 0.00∠131
γcr124 0.38∠9 0.35∠-161 0.00∠128
γcr134 = γ
cr
234 0.55∠17 0.39∠-159 0.00∠133
det(Z)cr 0.31∠-62 0.13∠117 0.00∠0.00
5.7.1 Impact of yi, configuration 1, first resonance
Table 5.3 shows numerical values of y1, y2, T (zcr111 ),1 T (γcr112 ), T cr1 for four different cases
of power flows and SCRs of 5 and 4. The table also shows the actual values at which T
crosses the real axis, denoted as T ∗. The power flows considered give the largest values of
y1 + y2 and y1y2. Expression (5.21) only considers contributions from zcr11, z
cr
22 and γ
cr
12, so
T ∗ is shown for the sake of comparison.
Table 5.3: y1, y2, T (zcr111 ), T (γcr112 ), T cr1 and T ∗ for different power flows and SCRs of 5(†) and
4(‡) for the first RF, configuration 1
Cases P10= 1 P10=−1 P10= 1 P10=−1
P20= 1 P20= 1 P20=−1 P20=−1
P30=−1 P30= 0 P30= 0 P30= 1
P40=−1 P40= 0 P40= 0 P40= 1
†y1 3.3∠-72o 2.2∠-22o 3.3∠-72o 2.2∠-22o
†‡y2 1.0 1.0 −1.0 −1.0
†T (zcr111 ) 7.1∠-65o 5.9∠-23o 5.9∠-97o 2.5∠-46o
†T (γcr112 ) 6.6∠-125o 3.0∠1o 4.5∠130o 3.0∠-181o
†T cr1 11.9∠-94o 8.7∠-15o 4.4∠-146o 2.2∠-125o
†T ∗ −6.5 no cross −1.4 −0.6
‡y1 3.2∠-116o 2.8∠-54o 3.2∠-116o 2.8∠-54o
‡T (zcr111 ) 5.4∠-105o 6.5∠-48o 7.0∠-137o 4.4∠-82o
‡T (γcr112 ) 4.3∠-93o 3.8∠-32o 4.3∠87o 3.8∠148o
‡T cr1 9.7∠-100o 10.2∠-42o 4.9∠-175o 3.5∠-138o
‡T ∗ −7.1 no cross −3.3 no cross
The first thing to highlight from the results in Table 5.3 is that the safest case is with
P10 = −1 pu and P20 = 1 pu. This is due to the fact that with these values y1 lies in the
RHP and y2 ≈ 1. This means that, in all SCR cases both, T (zcr111 ) and T (γcr112 ), are located
in the RHP as well as T cr1, which is confirmed by T ∗ (no cross).
1Note that, in this particular case T (zcr11) = zcr11(y1 + y2) since zcr11 = zcr22
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In the case with SCR = 5, it can be seen that T (γcr112 ) has the most “detrimental” impact
regarding instability since it is large and lies in the LHP. On the other hand, T (zcr111 ) locates
in the RHP in most of the cases, except when P10 = 1 pu and P20 = −1 pu, where it has
an angle of 97o. The “favorable” contribution of T (zcr111 ) is expected since, as discussed
earlier, for SCR = 5, re[y1] > 0 around ωr1 in for all P10.
In the case with SCR = 4, the detrimental impact of T (zcr111 ) to stability is more significant
compared to T (γcr112 ), particularly in the cases where P10 = 1 pu. This is expected since
re[y1] < 0 for P10 > 0 around ωr1. Note that the other Z-terms have also an impact on the
system instability. In fact, in the load flow case with P10 = P20 = −1 pu and P30 = P40 = 1
pu, for SCR = 5, re[T cr1] = −1.3 while T ∗ crosses the real axis at −0.6. The same is true
also for the same load flow case with SCR = 4 where re[T cr1] = −2.6 while T does not
cross the real axis. Therefore, T cr should be taken only as an indication of instability risk.
5.7.2 Impact of yi, configuration 1, second resonance
Table 5.4 shows the values of y1, y2, y3, y4, T (zcr211 ), T (zcr233 ), T (zcr244 ), T (γcr2av ), T cr2 and
T ∗ for ωr2 = 1.71 pu. It can be seen that the most critical condition is when y3 = −1 pu and
y4 = −1 pu since, in such a case, both T (zcr233 ) and T (zcr244 ) lie in the LHP. Moreover, in the
unstable cases where P30 = −1 pu and P40 = 1 pu (or also P30 = 1 pu and P40 = −1 pu),
the decisive detrimental impact comes mostly from T (zcr211 ). This is because re[y1] < 0 for
P10 = 1 for all SCRs and ωr2 = 1.71 pu. In addition, re[y1] is more negative for SCR =
5 than the one for SCR = 4, hence unstable cases take place with SCR = 5. The impact
of T (γcr2av ) in this resonance case is not significant since its angle is 90o. Finally, in the
case when P30 = 1 pu and P40 = 1 pu, significant detrimental impact comes from T (γcr2av )
and, to some extent, from T (zcr211 ). However, they are all counteracted by the favorable
contributions from T (zcr233 ) and T (zcr244 ).
5.8 Resonance characteristics, configuration 2
Table 5.5 presents vector representations of the Z-terms encirclements. They show that
zcrii -terms are dominant for the first RF (0.8 pu). Thus, T can be approximated as
T cr1 = zcr111 y1 + zcr122 y2 + zcr133 y3 + zcr144 y4 (5.23)
for the first RF. In this case, the worst condition is that the “VSC loads” (VSC inverters)
are PC-VSCs and also that the “VSC-sources” are DVC-VSCs, with re[yi] < 0 at the RF.
This is possible if the ac system SCR of the DVC-VSC becomes significantly low. For
example, for SCR = 2 and P10 = 1 pu, the studied VSC has re[y1] ≈ −7 (yi = 7.1∠−169)
for ω = 0.84 pu. In these conditions, if P20 = 1 pu and P30 = P40 = −1 pu, then
T cr ≈ 4.6∠176o, which indicates that the risk of instability is very high. Table 5.5 also
shows that for the other frequencies the risk of instability is very low since all Z-terms are
very low.
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Table 5.4: y1, y2, y3, y4, T (zcr211 ), T (zcr233 ), T (zcr244 ), T (γcr2av ), T cr2 and T ∗ for different power flows
and SCRs of 5(†) and 4(‡) for the second RF, configuration 1
Cases P10=−1 P10= 1 P10= 1 P10= 1
P20=−1 P20=−1 P20=−1 P20= 1
P30= 1 P30=−1 P30= 1 P30=−1
P40= 1 P40= 1 P40=−1 P40=−1
†y1 2.2∠-57o 2.4∠-123o 2.4∠-123o 2.4∠-123o
†‡y2 −1.0 −1.0 −1.0 1.0
†‡y3 1.0 −1.0 1.0 −1.0
†‡y4 1.0 1.0 −1.0 −1.0
†T (zcr211 ) 1.0∠-162o 1.5∠-119o 1.6∠143o 1.1∠-178o
†T (zcr233 ) 1.6∠-2o 1.6∠178o 1.6∠-2o 1.6∠178o
†T (zcr244 ) 1.4∠-8o 1.4∠-8o 1.4∠172o 1.4∠172o
†T (γcr2av ) 3.2∠-151o 0.8∠98o 0.8∠98o 3.5∠-14o
†T cr2 2.2∠-109o 1.2∠-148o 2.2∠122o 1.0∠-137o
†T ∗ no cross −1.7 −1.8 −2.1
‡y1 1.6∠− 79o 0.6∠151o 0.6∠151o 0.6∠151o
‡T (zcr211 ) 0.9∠-193o 1.1∠-128o 0.8∠91o 0.3∠-45o
‡T zcr233 1.6∠-2o 1.6∠178o 1.6∠-2o 1.6∠178o
‡T (zcr244 ) 1.4∠-8o 1.4∠-8o 1.4∠172o 1.4∠172o
‡T (γcir2av ) 2.5∠-179o 0.8∠98o 0.8∠98o 0.5∠-163o
‡T cr2 0.35∠-167o 1.0∠-171o 1.7∠87o 3.3∠-178o
‡T ∗ no cross no cross no cross −3.6
5.9 Stability checking conditions and recommendations
The advantage of studying the stability in MTDC systems through the Z-terms and Y-
terms, as defined in this thesis, is that the impact of the dc-network resonance characteristics
(represented by the Z-terms) and each terminal dynamics (represented by the Y-terms)
can be studied independently. Regarding the zii-terms, the safest condition from a stability
point of view is that all re[yi] are large and positive. Moreover, it has been shown that the
largest contributions typically come from zii-terms. Then, with re[yi] large and positive, the
risk of instability is reduced as T (zcrii ) can counteract the negative impact of all the other
encirclements. What can be inferred from the zii-terms is that, in order to decrease the risk
of instability, VSC inverters should be in DVC mode since it is in these conditions that their
“terminal conductance” is positive. On the other hand, it is a common practice to set VSC-
sources in DVC mode due to the fact that, at these terminals, the voltages are the highest.
However, it is in these cases when yi can have a negative terminal conductance in specific
frequency ranges. Thus, if a RF coincides with this range, one solution is to decrease the
magnitude of yi and if possible, to make re[yi] > 0 in that frequency range. Therefore,
considering (5.15) the following condition can be used to check the risk of instability
δ = zpk11 re[y1] + z
pk
22 re[y2] + . . .+ z
pk
nnre[yn] (5.24)
where zpkii are the RPs. Note that in (5.24), the angles of z
pk
ii has been assumed zero since
they are usually small. Ideally, if the angles of zpkii are really zero and if the encirclements
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Table 5.5: Encirclements mag. (| · | [pu]) and angles (∠· [o]) for configuration 2
freq. [pu] 0.8 3.9 4.4
zcr11 = z
cr
22 0.54∠-14 0.14∠-27 0.09∠-68
zcr33 0.64∠-13 0.07∠20 0.13∠-26
zcr44 0.65∠-14 0.07∠19 0.13∠-26
γcr12 0.02∠27 0.01∠-89 0.01∠-151
γcr13 = γ
cr
23 0.13∠-86 0.01∠-8 0.01∠-70
γcr14 = γ
cr
24 0.14∠-86 0.01∠-8 0.01∠-71
γcr34 0.02∠29 0.01∠-50 0.01∠-90
γcr123 0.01∠-46 0.00∠-87 0.00∠-128
γcr124 0.01∠-46 0.00∠-87 0.00∠-128
γcr134 = γ
cr
234 0.00∠-45 0.00∠-78 0.00∠-117
det(Z)cr 0.00∠4 0.00∠-162 0.00∠102
are perfect circles that passes through origin, and if also the other Z-terms are neglectable,
then the system is unstable if
δ = zpk11 re[y1] + z
pk
22 re[y2] + . . .+ z
pk
nnre[yn] ≤ −1 (5.25)
Thus, what can be claimed from (5.24) is that, the more negative δ is, the greater the
risk of instability. Therefore, to make δ > 0, (i.e. to improve stability) re[yi] should
be made positive and large. Expression (5.24), indicates also the way terminals interact.
For example, a terminal i has a low impact on the system stability if zpkii is very small.
Moreover, (5.24) says that a negative re[yi] at terminal i can be compensated by a positive
re[yj] at terminal j. The other Z-related terms, i.e. γij , γijk, . . ., det[Z], usually decrease
in magnitude as the order of the matrix that defines them increases. However, in some
cases they have magnitudes comparable to the zii terms, especially the γij-terms such as in
configuration 1. In those situations, the following rule can be applied. The system is stable
if δ > 0 and ∑
|γpkij yiyj| < 1 + δ (5.26)
This contradicts (5.24) since (5.26) does not allow |yi| a large value while (5.24) recom-
mends to make re[yi] > 0 and large if possible. So, while (5.26) might be difficult to
achieve, not fulfilling it does not mean that the system is unstable. In such cases, it is re-
commended to minimize
∑ |γpkij yiyj| and perform a full Nyquist stability analysis. Note
that (5.24), and in some cases (5.26), should be evaluated for every RF.
From the analysis performed in this chapter, the next steps can be followed in order to
improve the system stability:
1. Obtain the Z-terms and determine the elements that have the highest impact on the
system stability. In addition, determine the dc-network RFs;
2. Study the frequency response of every terminal. In the DVC-VSC studied in this
thesis it follows that, typically, re[yi] > 0 for Pi0 < 0. This means that stability can
be improved by setting in DVC mode as many VSC inverters as possible. In the case
of DVC-VSCs acting as sources, re[yi] < 0 must be avoided, and, if not possible, |yi|
must be decreased around dc-network RFs;
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3. If re[yi] > 0, stability can be improved by making |yi| greater. In the DVC-VSC
studied in this thesis, this can be achieved by increasing the gains of the DVC. The
impact will be higher if this is done at terminals with the highest zpkii . However,
consider also the impact of the γij-terms;
4. In case of re[yi] < 0, the size of |yi| can be decreased by using filters tuned to the
respective RF or by decreasing the DVC gains. However, this means also that the
control of the system dc-bus voltage will be slower. This could be acceptable if some
VSC inverters are in DVC mode with high gains meaning that they will be faster.
On the other hand, to decrease the instability risk due to re[yi] < 0, the size of the
respective zpkii can be decreased by adding physical filters at the terminals. However,
this adds an extra cost and losses to the system.
5.10 Simulation verifications
The system investigated in Section 5.3 with the dc-network configuration 1 from Table 5.1
is studied in this section. The VSCs are connected to an ac systems with SCR = 5, except
VSC1 which is connected to an ac system with SCR = 4. VSC1 is in DVC mode, while
the others are in PC mode. The VSC controllers are implemented as explained in Section
5.3. In addition, the VSCs are modeled as two-level converters with a switching frequency
of 2 kHz. In the first simulated case, VSC3 and VSC4 maintain their power references to
zero, while VSC2 decreases its power to −1 pu. This sets the final powers as P1 = 1 pu,
P2 = −1 pu, P3 = 0 pu and P4 = 0 pu, which, according to Table 5.3 is an unstable case
due to the detrimental contribution from T (zcr11). In fact, using (5.24),
δ = zpk11 (re[y1] + re[y2]) = 1.87(−1.4− 1) = −4.5 (5.27)
Figure 5.8 shows the simulation results, where it can be seen that instability takes place
once VSC1 reaches P1 = 1 pu. Note that the RF is 1.78 pu (see Figure 5.13) and that
the magnitude of the oscillations are considerably higher in voltages e1 and e2 compared
to e3 and e4. According to (5.24), re[y1] > 0 improves stability. This can be achieved by
decreasing the bandwidth of the ac voltages LPFs of VSC1, αf1. Figure 5.12 shows that for
αf1 = 1 pu, then y1 = 1.14∠ − 75o. This means that δ = 1.87(0.29 − 1) = −1.33, which
is greater than the value in (5.27). In this case, T ∗ = −0.83, meaning that system is stable,
as shown in Figure 5.9. Stability could be further improved if VSC2 is set to DVC mode,
making δ even greater. Note that decreasing αf1 to 1 pu means that VSC1 responds slower
to ac side disturbances.
In the second simulation, VSC1 is still the only one in DVC mode keeping αf1 = 1 pu.
Powers references are decreased at both VSC3 and VSC4 from 0 to −1 pu. Furthermore,
the power at VSC2 is increased to 1 pu. The final power flow is P1 = 1 pu, P2 = 1 pu,
P3 = −1 pu and P4 = −1 pu, which, according to Table 5.4 is unstable, mainly due to the
detrimental contributions from T (zcr233 ) and T (zcr244 ). In fact
δ = 1.63(−1) + 1.43(−1) = −3.06 (5.28)
This is shown in Figure 5.10 that instability takes place when −P3 almost reaches 1 pu.
In this case, the RF is 2.05 pu (see Figure 5.13) and it can be seen that the magnitude of
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Figure 5.8: VSCs voltages (upper) and powers (bottom). Final powers P1 = +1 pu, P2 = −1 pu
and P3 = P4 = 0. Black curves: e1, e3, P1, P3. Gray curves: e2, e4, P2, P4.
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Figure 5.9: VSCs voltages (upper) and powers (bottom). Final powers as indicated in Figure 5.8.
αf1 changed to 1 pu.Black curves: e1, e3, P1, P3. Gray curves: e2, e4, P2, P4.
the oscillations is more pronounced in voltages e3 and e4 compared to e1 and e2. Again,
according to (5.24), one way to improve stability is to turn either y3 or y4 (or both together)
to the RHP. In this case, this is achieved by turning VSC3 to DVC mode due to the fact
that zpk33 pu has the greatest impact (see Table 5.2). The DVC of VSC3 is implemented as
a the droop controller DVC 3 of Figure 3.9, with parameters enl3 = 0.96 pu and kd = 0.05
pu (with still SCR = 5 and LPF bandwidth of 4 pu). Moreover, the voltage reference of
VSC1 (still in DVC mode) is set to eref1 = 1.05 pu. Figure 5.12 shows that for this type of
DVC-VSC and ωr2 = 1.71 pu, y1 = 2.04∠− 59o. Then, δ = 1.63(1.06) + 1.43(−1) = 0.3,
which is much greater than (5.28), improving the system stability considerably. With this
setup, i.e. VSC1 and VSC3 in DVC mode and VSC2 and VSC4 in PC mode, the same
previous simulations are performed and the results, depicted in Figure 5.11, show that the
system is stable for the final power flow.
One thing to highlight is that the RFs in both simulated cases are different, i.e. in the first
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case it is 1.78 pu while in the second case it is 2.05 pu. The fact that the RFs are different
in the simulation indicate that the instabilities shown in this section are due to two different
resonance phenomena, as argued in Section 5.3. Moreover, in the first case, it can be seen
that the resonance is more pronounced in e1 and e2 compared to e3 and e4. This clearly
shows the dominant impact that z11 and z22 (impedances seen from terminals 1 and 2, in
practice) have in the first RF, ωr1. On the other hand, in the second case, resonances are more
pronounced in e3 and e4, which shows the dominant impact of z33 and z44 (impedances seen
from terminals 3 and 4) in the second RF, ωr2. Note that, in the dc-network, RFs are 1.47 and
1.71 for the dc-network configuration 1 (see Table 5.2). This difference is due to the fact
that the dc-network resonance characteristics are changed when the VSCs are connected to
the network.
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Figure 5.10: VSCs voltages (upper) and powers (bottom). Final powers P1 = P2 = +1 pu and
P3 = P4 = −1. αf1 = 1 pu. Black curves: e1, e3, P1, P3. Gray curves: e2, e4, P2, P4.
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Figure 5.11: VSCs voltages (upper) and powers (bottom). Final powers as indicated in Figure 5.10.
VSC3 changed to DVC droop control. Black curves: e1, e3, P1, P3. Gray curves: e2,
e4, P2, P4.
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Figure 5.13: Detailed e1 from Figure 5.8 (Left) and e3 from Figure 5.10 (Right). The oscillation
period for e1 is 11.25ms (RF of 1.78 pu) and for e3 is 9.75 ms (RF of 2.05 pu).
5.11 Conclusions
In this chapter, instabilities originated from dc-network resonances have been investigated
in MTDC systems. Subsystems referred to as Z, which represents the dc-network and Y,
which represents the VSCs, have been defined. Subsequently, Z-terms have been defined
and interpreted as encirclements that take place around the RFs. The advantage of the Z-
terms is that they clearly revealed the impact of each terminal on the system stability. For
instance, the Z-terms show that instabilities related to resonances can be triggered indepen-
dently at different terminals. This is shown theoretically in Section 5.3 for a four-terminal
HVDC system, where, for dc-network configuration 1, z11 and z22 have the greatest impact
on the first resonance, while for the second resonance z33 and z44 are the ones with greatest
impact. In fact, the simulations presented in Section 5.10 show that, if instability related to
the first resonance is triggered, voltages in terminal 1 and 2 oscillated more pronouncedly,
compared to voltages in terminals 3 and 4. Consistent results are shown when instability is
triggered for the second resonance. The analysis of the Z-terms also shows the way differ-
ent terminals interact. For example, in the dc-network configuration 1, it has been shown
that terminals 1 and 2 contribute to instabilities related to the first resonances. This means
that a problem introduced in one terminal, let us say terminal 1, could be alleviated through
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actions in terminal 2. This also means that, actions taken in terminal 3 or 4 would have
very little, or almost no effect on improving the system stability.
Regarding the Y-terms, the way they influence on the system stability is rather similar to
the dc-side PDA defined in Chapter 2. Basically, instability risk increases in cases where
a negative real part of a Y-term coincides with a dc-network RF. This occurs for some
scenarios in DVC-VSCs and always for PC-VSCs acting as inverters. Then, through simu-
lations, it has been shown that making the real parts of the Y-terms positive contribute to
turning the system stable. With the VSCs assumed in this thesis, it is recommended to set
the VSC inverters in DVC mode whenever possible, and to watch for the real parts of the
corresponding Y-term of VSC sources acting in DVC mode.
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Chapter 6
Stability analysis in MTDC systems:
Verifications in RTDS
The aim of this Chapter is to provide further evidence of the theoretical findings presented
in Chapter 5. This is carried out through an laboratory setup implemented in an RTDS.
In this setup, a four-terminal HVDC system is implemented and it is interfaced with a
Digital Signal Processor (DSP), which controls two of the VSCs. Distributed parameter
models are implemented in RTDS to represent cables and OHL, meaning that the DSP
operates in a quasi-real scenario. The impact of various factors is investigated, such as:
dc-network configuration, strength of the ac system to which the VSCs are connected,
and dc-bus voltage control strategies. It should be mentioned that these experiments have
been performed in the laboratory facilities of the FREEDM center of North Carolina State
University and that the results presented in this chapter are the outcome of our cooperation.
This chapter is based on the work presented in Paper IX.
6.1 Hardware setup
The system under study is depicted in Figure 6.1, where it can be seen that VSC1 and
VSC3 are externally driven by a DSP. Moreover, consider that the ratings and the electrical
configurations of each VSC are similar to the ones stated in Chapter 5. The hardware
test setup implemented for this study is displayed in Figure 6.2, where it can be seen the
physical connections between the RTDS, an interface card and a controller card. This
is better appreciated in the schematic shown Figure 6.3, where the functionality of each
component is indicated along with the signals exchanged between them. The controller
card is a DSP, model TMS320F28335 [58], which is used to externally control VSC1 and
VSC3. This DSP needs an interface card in order to send digital signals to the RTDS and
receive analog signals from the RTDS. This is due to the fact that the voltage range of the
RTDS analogue outputs/inputs is ±10 V while the voltage range of the DSP card analog
inputs/outputs is 0−3 V. The analogue signals are then discretized in the DSP and used in
the control algorithm, which is implemented as the discrete time controller explained in
Section 3.8. Fourteen analog signals are sent from the RTDS to the DSP (seven for each
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VSC): the three phases of each ug1 and ug3, the three phases of if1 and if3, and the pole-
to-pole terminal voltages e1 and e3. The controller then generates twelve firing signals (six
for each VSC), which are conditioned through the interface card and then sent to the RTDS
digital inputs. The firing signals are generated through the synchronous and asymmetric
sampling PWM explained in Section 3.8 and in Figure 3.14. In our case, the carrier’s
frequency is 2 kHz (also the VSC switching frequency), so the DSP sampling frequency is
4 kHz. VSC2 and VSC4 are controlled internally through continuous time control blocks
available in RTDS with controllers implemented as in Section 2.1.2.
Figure 6.1: Four-terminal VSC HVDC under study.
Figure 6.2: RTDS setup with the DSP control card and interface board.
6.2 RTDS models
In order to reduce the RTDS computation time, it is possible to model only the group of
elements that has small time constants as small time-step (small-DT) models. This is the
case of the two-level VSCs that have a switching period of 500 µs. For the amount of
components modeled as small-DT models, a time step of 3.47µs is obtained for our model.
Thus, the switches, together with the VSC ac side elements and the dc-side capacitors1 are
1All the elements depicted in Figure 2.2 are modelled as small-DT.
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Figure 6.3: Schematic of the test setup
modelled in small-DT. On the other hand, other elements with larger time constants can be
modeled as large time step (large-DT) models in order to relieve the computational burden
for the RTDS. The “smallest” time step obtained for the large-DT models is 66µs. This
is suitable for cables and OHLs modeled in large-DT since their RFs are between 1-5 pu
(periods of 4ms - 20ms).
Table 6.1: DC network configurations
Cases L1-km L2-km L3-km L4-km L5-km
Configuration 1 OHL-100 OHL-100 Cable-200 OHL-70 OHL-80
Configuration 2 OHL-30 OHL-30 Cable-200 OHL-50 OHL-60
Configuration 3 Cable-50 Cable-50 Cable-200 Cable-50 Cable-60
6.3 Results and analysis
Three different dc-network configurations, as indicated in Table 6.1, are studied. The geo-
metrical configurations of the cable and the OHL mentioned in Table 6.1 are as indicated
in Figure 4.4. In order to identify dc-network resonances, the frequency response of the
zii-terms is obtained. This is achieved through applying a sinusoidal voltage at the bus of
interest and measuring the respective current, as indicated in Figure 6.4. The block called
“interface” in the figure represents a model introduced by RTDS as an interface between
small-DT with large-DT models. This interface is a TL Bergeron model with a travelling
time equal to the large-DT time step, 66µs. This block has a small impact on the zii-terms,
but non-neglectable, so it has to be considered in the analysis.
The following power flow (PF) sequences are tested in different conditions:
PF sequence 1: Initially P1=P2=P3=P4=0. Then, P4 is changed to −0.5 pu;
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PF sequence 2: Initially P1=P2=P3=P4=0. Then, P2 is changed to −1;
PF sequence 3: Initially P1=P2=P3=P4=0. Then, P3 and P4 are varied to −0.5 pu.
Figure 6.4: Measurement setup to obtain the frequency response of z11
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Figure 6.5: re[z11] = re[z22] (solid), re[z33] (dashed) and re[z44] (dotted) and for dc-network con-
figuration 1 (upper), configuration 2 (middle), and configuration 3 (bottom).
6.4 Analysis of dc-network configuration 1
The results of the frequency scan for each configuration are shown in Figure 6.5 and nu-
merical values of zii for each resonance are presented in Table 6.2. It can be seen that,
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for the first configuration, there are two dominant RFs, ωr1 = 1.8 pu and ω
r
1 = 2 pu. For
ωr1 = 1.8 pu, the values in Table 6.2 show that z11 and z22 are dominant, which means that
VSC1 and VSC2 are more likely to trigger an instability for this resonance. In this case,
(5.24) can be simplified as
δ1 = zpk111 re[y1] + z
pk1
22 re[y2] (6.1)
This can be shown through a test in the four-terminal HVDC system. For this test, VSC1 is
in DVC mode, while VSC2, VSC3 and VSC4 are in PC mode. PF sequence 1 is tested and,
Table 6.2: RPs and RFs for the configurations in Table 6.1
RF [pu] zpk11 z
pk
22 z
pk
33 z
pk
44
(configuration 1) ωr1 = 1.8 1.31 1.31 0.09 0.13
(configuration 1) ωr2 = 2.0 0.08 0.08 1.02 0.97
(configuration 2) ωr1 = 2.4 0.04 0.04 1.22 0.75
(configuration 2) ωr2 = 3.2 0.47 0.47 0.00 0.00
(configuration 3) ωr1 = 2.0 0.08 0.08 0.07 0.08
(configuration 3) ωr2 = 4.6 0.09 0.09 0.11 0.11
as a consequence, VSC1 increases P1 to around 0.5 pu. Figure 6.6 shows the voltages and
powers of the four terminals, and it can be seen that voltages start oscillating even before
reaching P1 = 0.5 pu. Moreover, it can be seen that the oscillations are more pronnounced
in voltages e1 and e2. Considering that P2 = 0 (i.e. y2 = 0) in this test, (6.1) indicates that
VSC1 is triggering the instability. Figure 6.7 shows re[y1] for different conditions1, and
curve 1 corresponds to this test (SCR = 5 and with a LPF bandwidth of αf1 = 4 pu). In
fact, Figure 6.7 shows that for frequencies between 1.5 and 2 pu, re[y1] < 0 and that the
minimum value of re[y1] is −1.43 pu for a frequency of 1.75 pu, which is around the RF of
1.8 pu. This actually makes δ = 1.31(−1.43) = −1.87 pu, which indicates that there is a
high risk of instability.
6.4.1 Impact of increasing re[y1]
According to (6.1), one solution is to increase re[y1] so that it turns positive around the RF
of interest. This is achieved by changing αf1 = 0.4 pu, as shown by curve 2 of Figure 6.7,
where it can be seen that re[y1] is positive around the RF of 1.8 pu. PF sequence 1 is tested
again with αf1 = 0.4 pu for VSC1, and it can be seen in Figure 6.8 that the system remains
stable. Actually, in this case, δ = 1.31(0.49) = 0.64 which indicates that the system
stability improves with this change in the control system. Another test that can show how
much stability has improved by making αf1 = 0.4 pu is by testing the PF sequence 2. With
this test only the impact of the first resonance is observed since P3 = P4 = 0. The results of
this test, depicted in Figure 6.9, show that the system reaches the setpoint without turning
unstable. In fact, δ = 1.31(0.49) + 1.31(−1) = −0.67, which is negative but still greater
than the very first tested case, which means that the risk of instability has decreased.
1A procedure to obtain the frequency response of yi for DVC-VSCs is presented in [59]
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Figure 6.6: First dc-network configuration. Test for PF sequence 1. VSC1 is in DVC, while VSC2,
VSC3 and VSC4 are in PC mode. In VSC1, SCR=5 and αf1 = 4 pu. Black curves: e1,
e3, P1 and P3. Gray curves: e2, e4, P2, P4.
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Figure 6.7: re[y1] for P1 = 1 and for four cases. Curve 1 (solid black): SCR = 5, αf1 = 4 pu. Curve
2 (dashed): SCR=5, αf1 = 0.4 pu. Curve 3 (dotted): SCR=3 and αf1 = 4 pu. Curve 4
(solid gray): droop control with kd = 0.05, SCR=5 and αf1 = 4 pu.
6.4.2 Impact of the second resonance
Regarding the second resonance, ωr2 = 2 pu, it can be seen from Table 6.2 that z33 and
z44 are more dominant, which means that instability related to the second resonance is
triggered mainly by VSC3 and VSC4. In this case, (5.24) can be simplified as
δ2 = zpk33 re[y3] + z
pk
44 re[y4] (6.2)
This condition can be tested by keeping VSC1 in DVC mode with αf1 = 0.4 pu. As shown
in the previous tests, this guarantees that instability related to the first resonance is not
triggered. PF sequence 3 is tested, which means that δ = 1.02(−0.5) + 0.97(−0.5) = −1
for the second RF. The result of the test is shown in Figure 6.10 and it can be seen that
when P4 reaches −0.5 pu, oscillations start in voltages e3 and e4. A close look to the
figures shows that the oscillation frequency of the voltages in Figure 6.6 is 1.66 pu while
in Figure 6.10 it is 1.98 pu. In addition, for the first resonance instability, oscillations in
e1 and e2 are more pronounced than in e3 and e4, and similarly for the second resonance
instability. These two facts clearly show that the two unstable cases are due to two different
resonance phenomena.
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Figure 6.8: First dc-network configuration. Test for PF sequence 1. VSC1 is in DVC, while VSC2,
VSC3 and VSC4 are in PC mode. In VSC1, SCR=5 and αf1 = 0.4 pu. Black curves:
e1, e3, P1 and P3. Gray curves: e2, e4, P2, P4.
6.4.3 Impact of SCR
Let us go back to the first resonance case, i.e. ωr1 = 1.8 pu. In this case, the LPF bandwidth
is changed back to αf1 = 4 pu in VSC1, but, at the same time, the ac system SCR is changed
to 3. Curve 3 of Figure 6.7 shows that, for this case, re[y1] is positive for frequencies around
1.8 pu. In fact δ = 1.31(1.16) = 1.52. However, observe that Figure 6.7 also shows that
the frequency range where re[yi] < 0 has switched to lower frequencies with the minimum
re[yi] taking place at frequency of 1.18 pu. The PF sequence 1 is tested again, and, it can
be seen that, despite VSC1 having the same controller configuration as in the very first test
(αf1 = 4 pu) instability does not take place due to the fact that re[y1] has become positive
for SCR=3.
6.4.4 Impact of droop controller
In order to investigate whether instability with respect to resonance 1 (and resonance 2) can
be improved by having more than one VSC in DVC mode, VSC1 and VSC3 are switched
to voltage droop control (DVC 3 from Section 3.6). VSC1 droop DVC parameters are
enl1 = 1.07 pu and kd1 = 0.05 pu. VSC3 droop DVC parameters are e
nl
3 = 1 pu and
kd3 = 0.05 pu. These droop DVC parameters give initially P1 = 0.25 pu, P2 = 0 pu,
P3 = −1 pu, and P4 = 0.85. Then, VSC4 power setpoint is changed to 0 giving the
following powers at t = 0.8 s: P1 = 0.6 pu, P2 = 0, P3 = −0.52 pu and P4 = 0 pu. It can
be seen that instability takes place when VSC1 reaches around 0.6 pu. This is in agreement
with (6.1), which indicates that the other terminals have almost no impact on the system
instability with respect to the first resonance. Therefore, the control mode of either VSC3
and VSC4 does not have any impact on the system stability in this case. In addition, curve
4 of Figure 6.7 shows that there is almost no difference with the corresponding re[yi] for a
VSC-DVC with no droop control. Hence, instability occurs almost at the same power level
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Figure 6.9: First dc-network configuration. Test for PF sequence 2. VSC1 is in DVC, while VSC2,
VSC3 and VSC4 are in PC mode. In VSC1, SCR=5 and αf1 = 0.4 pu. Black curves:
e1, e3, P1 and P3. Gray curves: e2, e4, P2, P4.
of VSC1 compared to the case depicted in Figure 6.6. Instability with respect to the second
resonance and having VSC1 and VSC3 in droop DVC mode can be tested with a reverse
power flow. In this case the droop DVC parameters are enl1 = 1 pu and kd1 = 0.05 for VSC1,
and enl3 = 1.15 pu and kd3 = 0.1 pu for VSC3. With this settings, the initial powers are
P1 = −1.18 pu, P2 = 0 pu, P3 = 0.55 pu and P4 = 0.55 pu. Then, P4 is changed to 0 pu
which leads to P3 to increase to around 0.85 pu before losing stability. Oscillations appear
and they are more pronounced in e3 and e4. Figure 6.14 shows a close look at voltage e1
from Figures 6.12 and e3 from Figure 6.13. This figure shows that the RF in the first case
is around 1.76 pu, while in the second case the RF is around 2.1 pu. Again, this clearly
shows that the instabilities are due to two different resonance phenomenon. Moreover, with
regards to the first resonance, VSC3 and VSC4 have no impact on the system stability, as
implied by (6.1). Likewise, the same is true with respect to the second resonance, i.e. VSC1
and VSC2 have no impact in this case, which is also implied by (6.2).
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Figure 6.10: First dc-network configuration. Test for PF sequence 3. VSC1 is in DVC, while VSC2,
VSC3 and VSC4 are in PC mode. In VSC1, SCR=5 and αf1 = 0.4 pu. Black curves:
e1, e3, P1 and P3. Gray curves: e2, e4, P2, P4.
0.8
1
1.2
e 1
,e
2
[p
u]
0.8
1
1.2
e 3
,e
4
[p
u]
0 0.4 0.8 1.2
0
0.5
1
1.5
Time [s]
P
1
[p
u]
0 0.4 0.8 1.2
0
0.5
1
1.5
Time [s]
P
3
,−
P
4
[p
u]
Figure 6.11: First dc-network configuration. Test for PF sequence 1. VSC1 is in DVC, while VSC2,
VSC3 and VSC4 are in PC mode. In VSC1, SCR=3 and αf1 = 4 pu. Black curves: e1,
e3, P1 and P3. Gray curves: e2, e4, P2, P4.
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Figure 6.12: First dc-network configuration. VSC1 and VSC3 implemented with droop DVCs. The
final powers are P1 = 0.6 pu, P2 = 0 pu, P3 = −0.52 pu, P4 = 0 pu. Black curves:
e1, e3, P1, P3. Gray curves: e2, e4, P2, P4.
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Figure 6.13: First dc-network configuration. VSC1 and VSC3 implemented with droop DVCs. The
final powers are P1 = −1.18 pu, P2 = 0 pu, P3 = 0.55 pu, P4 = 0.55 pu. Black
curves: e1, e3, P1, P3. Gray curves: e2, e4, P2, P4.
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Figure 6.14: Zoomed voltages: e1 from Figure 6.12 (Left) and e3 from Figure 6.13 (Right). Oscil-
lation period for e1 in this figure is 11.35ms (RF of 1.76 pu) and for e3 is 9.5 ms (RF
of 2.10 pu).
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6.5 Analysis of dc-network configuration 2 and 3
In the second dc-network configuration (see Table 6.1), the lengths of the TLs are changed,
resulting in the frequency responses of zii depicted in Fig. 6.5. As shown in Table 6.2,
there are two RF, ωr1 = 2.4 pu and ω
r
2 = 3.2 pu. Let us beging with the second resonance.
It can be seen that the instability risk is low since the RPs are low. The worst scenario is
that both, VSC1 and VSC2, are in PC mode and act as load with a power setpoint of−1 pu.
Having any of those VSCs in DVC mode decreases the risk of instability since, as shown
in Figure 6.7, for ωr2 = 3.2 pu, re[y1] is positive for all the analyzed cases. Regarding the
first resonance, ωr1 = 2.4 pu, terminals 3 and 4 are the ones with the greatest impact in this
case. Then, the worst scenario again would be that VSC3 and VSC4 are in PC mode and
acting as load. A VSC in DVC mode is not a risk from stability point of view due to the
fact that re[y1] > 0 for ωr2 = 2.4 pu. A similar test as the one corresponding to Fig. 6.10 is
performed with VSC1 in DVC mode, αf1 = 4 pu and SCR=5. The other VSCs are in PC
mode. Figure 6.15 shows the obtained results and it proves that the system remains stable.
It is interesting to note that, with the same setup, but with the first dc-network configuration,
instability would have occurred from both fronts, i.e. resonance 1 and 2.
0.8
1
1.2
e 1
,e
2
[p
u]
0.8
1
1.2
e 3
,e
4
[p
u]
0 0.2 0.4 0.6 0.8
0
0.5
1
1.5
Time [s]
P
1
,P
2
[p
u]
0 0.2 0.4 0.6 0.8
0
0.5
1
1.5
Time [s]
−P
3
,−
P
4
[p
u]
Figure 6.15: Second dc-network configuration. Test for PF sequence 2. VSC1 is in DVC mode,
while VSC2, VSC3 and VSC4 are in PC mode. In VSC1, SCR=5 and αf1 = 4 pu.
Black curves: e1, e3, P1, P3. Gray curves: e2, e4, P2, P4.
In the third dc-network configuration all the OHLs are replaced by cables. It can be seen
from Figure 6.5 and Table 6.2 that the RPs are much smaller compared to the previous
cases. This indicates that the instability risk is very low for this network configuration.
As an example, Figure 6.16 shows a test considering PF sequence 1 for this configuration
and it can be seen that the system reaches the final power setpoints without losing stability.
All the PF sequences mentioned earlier has been tested, along with some others, and this
system has been always found stable, thus no more results are shown for this configuration.
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Figure 6.16: Third dc-network configuration. Test for PF sequence 2. VSC1 is in DVC mode, while
VSC2, VSC3 and VSC4 are in PC mode. In VSC1, SCR=5 and αf1 = 4 pu. Black
curves: e1, e3, P1, P3. Gray curves: e2, e4, P2, P4.
6.6 Conclusions
In this chapter, the theoretical findings presented in the previous analysis, with regards
to dc-network stability in MTDC systems, have been verified through laboratory tests in
RTDS. In this regard, a four-terminal HVDC system has been implemented in RTDS with
two VSCs driven by an external DSP. With this setup, stability analysis has been performed
using the method proposed in Chapter 5 under various scenarios. For the first studied
dc-network configuration, two resonances are found from the frequency response of the
zii-terms obtained from the RTDS dc-network model. Using (5.24), it has been deduced
theoretically that VSC1 and VSC2 are implicated on the instability related to the first reso-
nance (RF of 1.8 pu), while VSC3 and VSC4 are with the second resonance (RF of 2.0 pu).
The tests performed in RTDS confirm these theoretical conclusions since, for the first re-
sonance, oscillations are more pronounced in voltages e1 and e2, and consistent results are
obtained for the second resonance. Regarding the first resonance, the analysis has shown
that instability is mainly introduced by a negative re[yi] of the DVC-VDC, i.e. VSC1. Then,
it has been suggested that the stability can be improved by decreasing the speed of the LPF
implemented in the DVC-VSC controller. Corresponding tests are performed in RTDS and
it is found that the system turns stable with a slower LPF. Furthermore, it has been shown
that VSC1 in DVC mode and connected to a weaker ac system (SCR = 3) does not intro-
duce instability. This is due to the fact that, in this case, resonances do not coincide with a
negative re[yi]. Likewise, it has been concluded that turning VSC3 to DVC mode does not
improve the system stability with respect to the first resonance, as argued in Section 6.4.4.
Verifications in RTDS have confirm these theoretical statement. Finally, the theoretical
analysis shows that unstable cases were less likely to occur in dc-network configurations 2
and 3 and this is confirmed with tests in RTDS.
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In this thesis, dc-network stability of VSC based-HVDC grids has been thoroughly investi-
gated. Preliminary investigations have been performed through time domain simulations in
a point-to-point HVDC system. The simulation results show that resonance related instabil-
ity takes place when the VSC that controls the dc-bus voltage injects power into the trans-
mission link. Moreover, it has been found that the instability is related to the dc-network
resonance. Eigenvalue analysis has been applied to theoretically confirm the findings in the
time domain simulations.
Although eigenvalue analysis is a powerful tool to study the system stability, it does not
give a clear insight on the causes of the detected instability. This has been achieved through
the method presented in this thesis. In this method, a point-to-point VSC-HVDC system is
divided into two subsystems, and modelled as a single-input single-output feedback system
where the passivity properties of each system can be separately studied. The dc-network
subsystem has been defined, which is, in practice, the impedance seen from the point where
the VSC that controls the dc-bus voltage (DVC-VSC) is connected. The main characteristic
of this subsystem is the presence of resonances and that it is a passive system. On the other
hand, it has been found that the VSC subsystem, whose frequency response is named dc-
side Power Dependent Admittance (PDA), is not passive in the whole frequency range
in some conditions, or, in other words, when the dc-side Power Dependent Conductance
(PDC) becomes negative. It has been concluded then that unstable cases took place when
the dc-network resonance coincides with a negative dc-side PDC. Physically, this can be
interpreted as follows: if a dc-network resonance finds a positive conductance, then the
resonance is damped. On the other hand, if the resonance finds a negative conductance
there is a risk that it is amplified. Moreover, it has been identified that the more negative
the dc-side PDC, the greater the risk of instability.
Since the sign of the dc-side PDC is one of the main causes of instabilities, the factors
that turn the dc-side PDC negative have been investigated. It has been found that the dc-
side PDC becomes negative, primarily, when the corresponding DVC-VSC injects power
into the transmission link. Weak ac systems to which DVC-VSCs are connected have a
negative impact on the dc-side PDC since, the weaker the ac system, the more negative
the dc-side PDC. Control system delays are also found to have an influence on the dc-
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side PDC. Including time delays into the model leads to turning more negative the dc-
side PDC, but only at specific frequency ranges. Thus, in order to decrease the risk of
instability, it is suggested to manipulate the VSC transfer function in order to guarantee a
positive dc-side PDC (or, at least, in order to increase it) for frequencies around the dc-
network Resonance Frequency (RF). This can be achieved through decreasing the gains of
the DC bus Voltage Controller (DVC) and preprocessing the dc-bus voltage through notch
filters, for example. The implemented measures are tested through simulations and their
effectiveness in mitigating the instability has been shown.
Theoretically derived dc-side PDAs have been compared to measurements in EMT models
and the results have shown good agreements. This means that, if a theoretical dc-side PDA
cannot be derived due to non availability of information, measurements can be performed
in black box models to obtain the VSC dc-side PDA. The advantage of performing stability
analysis through either calculating or measuring the dc-side PDA instead of traditional
extensive simulation studies is that the dc-side PDA can be obtained performing simulations
in one single VSC, which saves considerable amount of simulation time.
Through Nyquist stability criterion, it has been found that the dc-side Resonance Peak (dc-
side RP) of the dc-network subsystem also plays an important role on the system stability.
The dc-side RP, in fact, provides a measure of the maximum size that the dc-side PDA must
have in order to avoid instability. A stability condition has been provided and it states that,
if the dc-side PDC is negative, the dc-side PDA magnitude must be less than the inverse of
the dc-side RP. Then, different dc-network configurations have been investigated in order
to determine their impact on the dc-side RP. It has been found that lumped-parameter TL
models lead to lower RPs compared to distributed-parameter TL models. This means that
studies performed with lumped-parameter TL models will lead to conservative measures,
where the mitigation of a certain stability might not be critical in reality. Thus, in order to
obtain more realistic results, the use of distributed parameter TL models are recommended.
Moreover, it has been found that including OHL, as well as dc-side filters, in the dc-network
configuration increase the dc-side RP, thereby increasing the risk of instability. Therefore,
with regards to dc-network stability especial attention must be paid to dc-networks that are
composed of large amounts of OHLs.
The method presented for the point-to-point VSC-HVDC system has been extended to
MTDC systems. In this case, the dc-network has been modelled as one subsystem while
each VSCs connected to this dc-network as other subsystems. The expression that defines
the dc-network subsystem is, in practice, the dc-network impedance Z, and, from it, Z-
terms have been defined. The advantage of these Z-terms is that they show the contribution
of each VSC connected to the dc-network to the system stability. For example, two different
terminals can have a resonance with the same RF and different RP. In this case, the VSCs
connected to these two terminals contribute to the system stability. The level of contribution
depends on the RP at each terminal, meaning that the VSC associated to a terminal with
a the greatest RP has the greatest impact on the system stability. Moreover, the Z-terms
also show that different resonances can take place at different sets of terminals. These
conclusions are observed in the four-terminal HDVC system investigated in this thesis, one
resonance characteristic is associated to terminals 1 and 2, while another one is associated
to terminals 3 and 4. Then, instability associated with the first resonance can be only
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triggered by VSCs connected to terminals 1 and 2 and that VSCs connected to terminal
3 and 4 have negligible impact on the stability related to this first resonance. Y-terms
have been also defined and, similarly to the point-to-point HVDC system case, these terms
can be seen as admittances and if their conductances are negative, then, there is a risk of
instability. The presence of the two different resonance phenomena identified theoretically
in the studied four-terminal HVSC system is confirmed through EMT simulations and Real
Time Digital Simulator (RTDS) tests. In both verification tools, it has been observed that
when the first resonance is triggered, voltage oscillations are more pronounced in terminals
1 and 2, as compared with terminals 3 and 4. Analogous results have been obtained for the
second resonance. In the case of the first resonance related instability, one recommended
solution from the theoretical analysis is to increase the “terminal conductance.” This is
achieved by decreasing the bandwidth of the low pass filter (to αf1 = 1 pu) located in the
vector current controller of VSC1. The EMT simulations show that this indeed turns the
system stable. Regarding the second resonance, the theoretical analysis suggests that one
solution to turn the system stable is to switch VSC3 intro dc-bus voltage droop control,
and this is confirmed through simulations. Similar cases and mitigation measures have also
been tested in RTDS and consistent results are obtained.
Finally, aside from identifying the main causes of instabilities in dc-networks, the outcome
of this study provides the following guidelines to perform dc-network stability studies in
HVDC grids:
1. The dc-network has to be modelled, preferably, with distributed parameter models.
This models are usually available to transmission system operators responsible for
the operation of the HVDC grid. With these models, RFs and RPs at each termi-
nal can be determined. These quantities will tell us at which frequencies especial
attention should be paid for the design of a VSC system;
2. DC-side PDAs, or yi-terms must be obtained. If information is fully available, the
best choice is to derive the dc-side PDA or the yi-terms mathematically. Otherwise,
they can be obtained through measurements in black box models. Once the dc-side
PDC or yi-terms are obtained, they should be compared with the corresponding dc-
network RFs and RPs;
3. The steps provided presented in this thesis to check the system stability can be ap-
plied, and mitigation measures can be implemented if necessary.
Moreover, the main advantage of the method presented in this thesis is that, by defin-
ing individual subsystems, the system components that cause instability can be identified.
Thus, developing mitigation measures can be focused only onto these components. In fact
the analysis results provide useful information for the stability analysis in MTDC systems.
They tell us which VSCs are likely to “cooperate” to the system stability and to what extent.
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7.1 Future work
To the best of author’s knowledge, one of the main contribution of this thesis has been
the definition of the Z-terms. A next step in this line is to characterize these Z-terms for
other configurations such as meshed grids, combination of meshed and radial, etc. For
instance, it can be seen in Chapter 5 that, usually, the magnitude of the Z-terms decreases
with the increase of the order of the matrices that defines them. However, this has not
been generalized in this thesis. Gaining knowledge on when to neglect higher order Z-
terms will facilitate the analysis since the stability condition could be simplified to (5.24).
Thus, only the impedances seen from the terminal where a VSC is connected is needed
(not the full impedance matrix) together with the VSC subsystems frequency responses
around the resonance frequency. Furthermore, dc/dc converters are expected to be part of
dc-networks, which are not passive but “active” components. Therefore, the impact on the
system stability of such converters should be investigated.
Moreover, in this work, the vector current controller method has been implemented for
VSCs. Further analysis can be performed for other controller structures such as stationary
frame controllers, power synchronizing controllers, etc, in order to determine what control
strategy performs more favourable in the presence of dc-network resonances. In addition,
the mitigation measures applied in this thesis have been to pre-process the feedback dc-
bus voltage through LPF or notch filters. The disadvantage of these methods is that, if
the dc-network changes, the filters will be ineffective until they are re-tuned. Thus, other
alternatives, such as adaptive filters, should be investigated in order to provide “plug and
play” features to VSCs willing to connect to an existing dc-network.
Experimental verifications are needed in order to give more strength to the findings pointed
out in this thesis. In particular, the measurement of dc-side PDA in a physical converter
is important since this might help on devising connection requirements for new VSCs that
are to be connected to a dc-network. Y-terms can be requested from manufacturers so that
it can be shown that a negative dc-side PDC do not coincide with dc-network resonances.
92
References
[1] U. Axelsson, A. Holm, C. Liljegren, K. Eriksson, and L. Weimers, “Gotland HVDC
Light Transmission - World’s First Commercial Small Scale dc Transmission,” in
CIRED, 15th International Conference and Exhibition on Electricity Distribution,
Nice, France, 1-4, 2010.
[2] ABB, “It is time to connect-Technical description of HVDC Light Technology,” Dec.
2012.
[3] Alstom, Think Grid-Sharing Alstom Grid Innovation and Practices. Technical Mag-
azine, no. 8, Spring/Summer, 2011.
[4] B. Jacobson, P. Karlsson, G. Asplund, L. Harnefors, and T. Jonsson, “VSC-HVDC
Transmission with Cascaded Two-Level Converters,” in Cigré Session, Paris, France,
Aug.22–27, 2010.
[5] B. Gemmell, J. Dorn, D. Retzmann, and D. Soerangr, “Prospects of Multilevel VSC
Technologies for Power Transmission,” in Transmission and Distribution Conference
and Exposition, Milpitas, CA, Apr.21–24, 2008.
[6] ABB, “It is time to connect-Technical description of HVDC Light Technology,” Mar.
2008.
[7] E. K. amd M. Hyttinen, “Challenges on the Road to an Offshore HVDC Grid,” in
Nordic Win d Power Conference, Bornholm, Denmark, 10–11, 2009.
[8] G. Asplund, B. Jacobson, and K. L. B. Berggren, “Continental overlay HVDC-grid,”
in Cigré Session, Paris, France, Aug. 22–27, 2010.
[9] A. L’Abbate, G. Migliavacca, U. Häger, C. Rehtanz, S. Rüberg, H. Ferreira, G. Fulli,
and A. Purvins, “The role of facts and HVDC in the future paneuropean transmis-
sion system development,” in 9th IET International Conference on AC and DC Power
Transmission, London, UK, Oct. 19-21, 2010.
[10] D. Van Hertem, M. Ghandhari, and M. Delimar, “Technical Limitations towards a
SuperGrid - A European Prospective,” in IEEE International Energy Conference and
Exhibition (EnergyCon), Manama City, Baharain, Dec. 18-22, 2010.
[11] N. Ahmed, A. Haider, D. Van Hertem, L. Zhang, and H. Nee, “Prospects and Chal-
lenges of Future HVDC SuperGrids with Modular Multilevel Converters,” in 14th
93
References
European Conference on Power Electronics and Applications, Birmingham, UK,
Aug.30, 2011.
[12] A. Noman, S. Norga, H. Nee, A. Haider, D. Van-Hertem, L. Zhang, and L. Harnefors,
“HVDC SuperGrids with modular multilevel converters — The power transmission
backbone of the future,” in 9th International Multi-Conference on Systems, Signals
and Devices (SSD), Chemnitz, Germany, Mar. 20–23, 2012.
[13] 50 HERTZ, Energinet.dk, and Svenska Kraftnät, “Kriegers Flak Combined Grid
Solution Feasibility Study,” Feb. 2010. [Online]. Available: http://www.50hertz.com/
en/file/2010-02-24_Final_Feasibility_Study_Public.pdf
[14] H. Latorre, “Modeling and Control of VSC-HVDC Transmissions,” Ph.D. disserta-
tion, Department of Electrical Engineering, Royal Institute of Technology, Stock-
holm, Sweden, Apr. 2011.
[15] M. Beza, “Control of Energy Storage Equipped Shunt-Connected Converter for Elec-
tric Power System Stability Enhancement,” Ph.D. dissertation, Department of Energy
and Environment, Chalmers University of Technology, Jan. 2015.
[16] L. Harnefors, M. Bongiorno, and S. Lundberg, “Input Admittance Calculation and
Shaping for Controlled Voltage-Source Converters,” IEEE Trans. on Industrial Elec-
tronics, vol. 54, no. 6, pp. 3323–3334, Dec. 2007.
[17] L. Harnefors, M. Bongiorno, and S. Lundberg, “Stability Analysis of Converter-Grid
Interaction using the Converter Input Admittance,” in European Conference on Power
Electronics and Applications, Aalborg, Denmark, Sep.2–5, 2007.
[18] L. Tang, “Control and protection of multi-terminal dc transmission systems based
on voltage-source converters,” Ph.D. dissertation, University of McGill, Montreal,
Québec, Canada, Jan. 2003.
[19] A. Emadi and M. Ehsani, “Multi-Converter Power Electronic Systems: Definition and
Applications,” in Power Electronic Specialist Conference, Vancouver, BC, Jun.17–21,
2001.
[20] A. Emadi, M. Ehsani, and J. M. Miller, Vehicular Electric Power Systems: Land, Sea,
Air, and Space Vehicles. CRC Press, Dec.12, 2003.
[21] A. Emadi, A. Khaligh, C. Rivetta, and G. Williamson, “Constant power loads and
negative impedance instability in automotive systems: definition, modeling, stability,
and control of power electronic converters and motor drives,” IEEE Transactions on
Vehicular Technology, vol. 55, no. 4, pp. 1112–1125, Jul. 2006.
[22] A. Kwasinski and C. N. Onwuchekwa, “Dynamic Behavior and Stabilization of DC
Microgrids With Instantaneous Constant-Power Loads,” IEEE Trans. On Power Elec-
tronics, vol. 26, no. 3, pp. 822–834, Mar. 2011.
[23] J. R. LeSage, R. G. Longoria, and W. Shutt, “Power System Stability Analysis of
Synthesized Complex Impedance Loads on an Electric Ship,” in IEEE Electric Ship
94
References
Symposium, Alexandria, VA, Apr.10–13, 2011.
[24] S. Sudhoff, S. Glover, P. Lamm, D. Schmucker, and D. Delisle, “Admittance space
stability analysis of power electronic systems,” IEEE Transactions on Aerospace and
Electronic Systems, vol. 36, no. 3, pp. 965–973, Jul. 2000.
[25] S. Sudhoff and S. Glover, “Stability analysis methodologies for dc power distribution
systems,” in Proceedings of the 13th international Ship Control System Symposium,
Orlando, FL, Apr. 7–9, 2003.
[26] P. Rault, F. Colas, X. Guillaud, and S. Nguefeu, “Method for small signal stability
analysis of VSC-MTDC grids,” in IEEE PES General Meeting, San Diego, CA, Jun.
22–26, 2012.
[27] G. Kalcon, G. P. Adam, O. Anaya-Lara, S. Lo, and K. Uhlen, “Small-signal stabil-
ity analysis of multi-terminal VSC-based dc transmission systems,” IEEE Trans. on
Power Systems, vol. 27, no. 4, pp. 1818–1830, Nov. 2012.
[28] A. S. A. M. Alsseid, D. Jovcic, “Small Signal Modelling and Stability Analysis of
Multiterminal VSC-HVDC,” in European Conference on Power Electronics and Ap-
plications, Birmingham, UK, Aug.30, 2011.
[29] F. Thams, J. Suul, S. D’Arco, M. Molinas, and F. Fuchs, “Stability of DC voltage
droop controllers in VSC HVDC systems,” in PowerTech, Eindhoven, Netherlands,
Jun. 29–Jul 2, 2015.
[30] M. Zadeh, M. Amin, J. Suul, M. Molinas, and O. Fosso, “Small-Signal Stability Study
of the Cigre DC Grid Test System with Analysis of Participation Factors and Para-
meter Sensitivity of Oscillatory Modes,” in Power System Computation Conference,
Wroclaw, Poland, Aug. 18–22, 2014.
[31] J. Beerten, S. D’Arco, and J. Suul, “Frequency-dependent cable modelling for small-
signal stability analysis of VSC-HVDC systems,” IET Generation, Transmission and
Distribution, vol. 10, no. 6, pp. 1370–1381, May 2016.
[32] J. Beerten, S. D’Arco, and J. Suul, “Identification and Small-Signal Analysis of In-
teraction Modes in VSC MTDC Systems,” IEEE Trans. on Power Delivery, vol. 31,
no. 2, pp. 888–897, Apr. 2016.
[33] J. Sun, “Autonomous Local Control and Stability Analysis of Multiterminal DC Sys-
tems,” IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 3,
no. 4, pp. 1078–1089, Dec. 2015.
[34] E. Prieto-Araujo, A. Egea-Alvarez, S. Fekriasl, and O. Gomis-Bellmunt, “DC voltage
droop control design for multi-terminal HVDC systems considering AC and DC grid
dynamics,” IEEE Trans. on Power Delivery, vol. 31, no. 2, Apr. 2016.
[35] W. Wang, M. Barnes, O. Marjanovic, and O. Cwikowski, “Impact of DC Breaker Sys-
tems on Multiterminal VSC-HVDC Stability,” IEEE Transactions on Power Delivery,
vol. 31, no. 2, pp. 769–779, Apr. 2016.
95
References
[36] G. Pinares, “On the Analysis of DC Network Dynamics of VSC-based HVDC Sys-
tems,” Licentiate of Engineering thesis, Department of Energy and Environment,
Chalmers University of Technology, Gothenburg, Sweden, Apr. 2014.
[37] I. Mattsson, A. Ericsson, B. Railing, J. Miller, B. Williams, G. Moreau, and C. Clarke,
“Murray Link-The longest underground HVDC cable in the world,” in Cigré confer-
ence, Paris, France, Aug. 2004.
[38] L. Harnefors and H.-P. Nee, “A General Algorithm for Speed and Position Estimation
of AC Motors,” IEEE Trans. on Industrial Electronics, vol. 47, no. 1, pp. 77–83, Feb.
2000.
[39] L. Ängquist and M. Bongiorno, “Auto-normalizing Phase-Locked Loop for Grid-
connected Converters,” in Energy Conversion Congress and Exposition, San Jose,
CA, Sep.24–29, 2009.
[40] L. Harnefors and H.-P. Nee, “Model-based current control of ac machine using the
internal model control method,” IEEE Trans. on Industry Applications, vol. 34, no. 1,
pp. 133–141, Jan. 1998.
[41] L. Zhang, “Modeling and Control of VSC-HVDC Links Connected to Weak AC Sys-
tems,” Ph.D. dissertation, Royal Institute of Technology, Stockholm, Sweden, Apr.
2010.
[42] G. Pinares, “Analysis of the dc dynamics of VSC-HVDC systems connected to weak
ac grids using a frequency domain approach,” in Power Systems Computation Con-
ference PSCC, Aug. 18–22, 2014.
[43] MathWorks, “Documentation of control system toolbox.” [Online]. Available:
http://www.mathworks.se/help/control/ref/setdelaymodel.html
[44] J. Koppinen and M. Hinkkanen, “Impact of the switching frequency on the dc-side
admittance in three-phase converter systems,” in 16th European Conference on Power
Electronics and Applications (EPE’14-ECCE Europe), Lappeenranta, Finland, Aug.
26–28 2014, pp. 1–10.
[45] L. Xu, L. Fan, and Z. Miao, “DC impedance-model-based resonance analysis of a
VSC-HVDC system,” IEEE Transactions on Power Delivery, Nov. 2014.
[46] G. Pinares, L. A. Tuan, L. Bertling-Tjernberg, and C. Breitholtz, “Analysis of the dc
dynamics of VSC-HVDC systems using a frequency domain approach,” in IEEE Asia
Pacific Power and Energy Conference, Hong Kong, China, Dec. 8–11, 2013.
[47] J. Slotine and W. Li, Applied Nonlinear Control. Prentice Hall, 1991.
[48] T. Glad and L. Ljung, Control theory – Multivariable and Nonlinear Methods. CRC
PRess, 2000.
[49] V. Blasko, V. Kaura, and W. Niewiadomski, “Sampling methods for discontinuous
voltage and current signals and their influence on bandwidth of control loops of elec-
tric drives,” in Applied Power Electronics Conference and Exposition, Atlanta, GA,
96
References
Feb. 23–27, 1997.
[50] ABB, “XLPE Land Cable Systems, Rev. 5.” [Online]. Avail-
able: https://library.e.abb.com/public/ab02245fb5b5ec41c12575c4004a76d0/
XLPE%20Land%20Cable%20Systems%202GM5007GB%20rev%205.pdf
[51] C. F. Kumru, C. Kocatepe, and O. Arikan, “An investigation on electric field
distribution around 380 kv transmission line for various pylon models,” International
Journal of Electrical, Computer, Energetic, Electronic and Communication
Engineering, vol. 9, no. 8, pp. 138 – 141, 2015. [Online]. Available:
http://iastem.com/Publications?p=104
[52] G. Pinares and M. Bongiorno, “Modeling and analysis of VSC-based HVDC systems
for dc network stability studies,” IEEE Trans. on Power Delivery, vol. 31, no. 2, pp.
848–856, Apr. 2016.
[53] Manitoba HVDC Research Centre, PSCAD On-Line Help System, Oct. 2010.
[54] G. Pinares, L. Bertling, T. A. Le, and C. Breitholtz, “On the analysis of the dc dyna-
mics of multi-terminal VSC-HVDC Systems using small signal modeling,” in IEEE
PowerTech Conference, Grenoble, France, Jun.16-20, 2013.
[55] S. Skogestad and I. Postlethwaite, Multivariable Feedback Control. John Wiley &
Sons, Ltd, 2005.
[56] S. Xu, M. Darouach, and J. Schaefers, “Expansion of det(A+B) and Robustness Ana-
lysis of Uncertain State Space Systems,” IEEE Trans. on Automatic Control, vol. 38,
no. 11, pp. 1671–1675, Nov. 1993.
[57] J. J. Grainger and W. D. Stevenson, Power System Analysis. McGraw-Hill Book Co.,
1994.
[58] Texas Instruments, “TMS320F28335, TMS320F28334, TMS320F28332,
TMS320F28235, TMS320F28234, TMS320F28232 Digital Signal Con-
trollers (DSCs) Data Manual,” Jun. 2007. [Online]. Available: http:
//www.ti.com/lit/ds/sprs439m/sprs439m.pdf
[59] G. Pinares and M. Bongiorno, “Definition of a voltage-source converter dc-side ad-
mittance and its impact on dc-network stability,” in International Conference on
Power Electronics (ECCE-Asia), Seoul, South Korea, 1–5, 2015, pp. 2072–2078.
97
References
98
